All IPs > Wireline Communication
Wireline Communication semiconductor IPs are critical components in the semiconductor industry, playing a vital role in enabling efficient data transmission across fixed networks. They are designed to optimize the performance of data transfer over physical media like copper cables, fiber optics, or hybrid systems. Given the growing demand for faster and more reliable data transmission, these IPs are indispensable in the development of network infrastructure and communication devices.
Products within this category cover a wide array of technologies essential for different communication protocols. For instance, Ethernet IPs are fundamental for creating network interfaces capable of high-speed data exchange, contributing to the performance of local and wide-area networks. The Fibre Channel IPs are specifically tailored for storage area networks, providing high-speed, lossless data transmission which is crucial for data-intensive applications in enterprise environments.
Additionally, this category includes Error Correction/Detection IPs, critical for maintaining data integrity during transmission by identifying and rectifying errors without needing retransmission. Our portfolio also comprises IPs for Modulation/Demodulation which play a key role in preparing data for transmission and ensuring it is correctly interpreted upon receipt. Other pivotal subcategories include ATM/Utopia, which aid in asynchronous transfer mode communications, and CEI, which contribute to high-speed chip-to-chip and board-to-board communications.
Overall, Wireline Communication semiconductor IPs facilitate the development of robust and efficient communication solutions across various industries. Whether for building telecommunication infrastructure or advancing next-generation networking devices, these IPs are central to achieving high performance, scalability, and reliability in wireline communication networks.
Addressing the need for high-performance AI processing, the Metis AIPU PCIe AI Accelerator Card from Axelera AI offers an outstanding blend of speed, efficiency, and power. Designed to boost AI workloads significantly, this PCIe card leverages the prowess of the Metis AI Processing Unit (AIPU) to deliver unparalleled AI inference capabilities for enterprise and industrial applications. The card excels in handling complex AI models and large-scale data processing tasks, significantly enhancing the efficiency of computational tasks within various edge settings. The Metis AIPU embedded within the PCIe card delivers high TOPs (Tera Operations Per Second), allowing it to execute multiple AI tasks concurrently with remarkable speed and precision. This makes it exceptionally suitable for applications such as video analytics, autonomous driving simulations, and real-time data processing in industrial environments. The card's robust architecture reduces the load on general-purpose processors by offloading AI tasks, resulting in optimized system performance and lower energy consumption. With easy integration capabilities supported by the state-of-the-art Voyager SDK, the Metis AIPU PCIe AI Accelerator Card ensures seamless deployment of AI models across various platforms. The SDK facilitates efficient model optimization and tuning, supporting a wide range of neural network models and enhancing overall system capabilities. Enterprises leveraging this card can see significant improvements in their AI processing efficiency, leading to faster, smarter, and more efficient operations across different sectors.
The 1G to 224G SerDes technology by Alphawave Semi is a robust connectivity solution designed for high-speed data transmission. It integrates seamlessly into various applications including Ethernet, PCI Express, and die-to-die connections, enabling fast and reliable data transfer. This technology supports a broad spectrum of signaling schemes such as PAM2, PAM4, PAM6, and PAM8, ensuring compatibility with over 30 different industry protocols and standards. As the demand for high-performance data centers and networking solutions increases, the 1G to 224G SerDes proves indispensable, delivering the speed and bandwidth required by modern systems. Alphawave Semi's SerDes supports data rates from as low as 1Gbps to a staggering 224Gbps, making it highly versatile for a multitude of configurations. Its application extends beyond traditional data centers, also covering areas like AI and 5G communication networks where latency and data throughput are critical. This flexibility is further enhanced by its low power consumption, which is essential for efficient data processing in today's power-conscious technological environment. Incorporating the 1G to 224G SerDes into your chip designs guarantees reduced latency and increased data throughput, which is vital for applications that demand real-time data processing. By ensuring high data integrity and reducing signal degradation, this SerDes solution aids in maintaining steadfast connectivity, even under heavy data loads, promising a future-ready component in the evolving tech landscape.
The Low Density Parity Check (LDPC) codes are powerful, capacity approaching channel codes and have exceptional error correction capabilities. The high degree of parallelism that they offer enables efficient, high throughput hardware architectures. The ntLDPC_WiFi6 IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes and is fully compliant with IEEE 802.11 n/ac/ax standard. The Quasi-Cyclic LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_WiFi6 decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Normalized Offset Min-Sum Algorithm or Layered Lambda-min Algorithm. Selecting between the two algorithms presents a decoding performance .vs. system resources utilization trade-off. The core is highly reconfigurable and fully compliant to the IEEE 802.11 n/ac/ax Wi-Fi4, Wi-Fi5 and Wi-Fi 6 standards. The ntLDPC_WiFi6 encoder IP implements a 81-bit parallel systematic LDPC encoder. An off-line profiling Matlab script processes the original matrices and produces a set of constants that are associated with the matrix and hardcoded in the RTL encoder.
**Ceva-PentaG2** is a complete IP platform for implementing a wide range of user-equipment and IoT cellular modems. The platform includes a variety of DSPs, modem hardware modules, software libraries, and simulation tools. Capabilities of the Ceva-PentaG2 include New Radio (NR) physical layer design ranging across all 3GPP profiles from RedCap IoT and mMTC, through eMBB up to ultra-reliable low-latency communications (URLLC). The platform has two base configurations. Ceva-PentaG2 Max emphasizes performance and scalability for enhanced mobile broadband (eMBB) and future proofing design for next generation 5G-Advanced releases. Ceva-PentaG2 Lite emphasizes extreme energy and area efficiency for lower-throughput applications such as LTE Cat 1, RedCap, and optimized cellular IoT applications. The PentaG2 platform comprises a set of Ceva DSP cores, optimized fixed-function hardware accelerators, and proven, optimized software modules. By using this platform, designers can implement optimized, hardware-accelerated processing chains for all main modem functions. In the selection process, designers can tune their design for any point across a huge space of area, power consumption, latency, throughput, and channel counts. Solutions can fit applications ranging from powerful eMBB for mobile and Fixed Wireless Access (FWA) devices to connected vehicles, cellular IoT modules, and even smart watches. System-C models in Ceva’s Virtual Platform Simulator (VPS) aid architectural exploration and system tuning, while an FPGA-based emulation kit speeds SoC integration. [**Learn more about Ceva-PentaG2 solution>**](https://www.ceva-ip.com/product/ceva-pentag2/?utm_source=silicon_hub&utm_medium=ip_listing&utm_campaign=ceva_pentag2_page)
Ethernet MAC 10M/100M/1G/2.5G IP is a solution that enables the host to communicate data using the IEEE 802.3 standard for 10M, 100M, 1G, 2.5G speeds and is suited for use in networking equipment such as switches and routers. The Client-side interface for the IP is AXI-S and the Ethernet MAC IP comes with GMII, RGMII or MII interfaces on the PHY side. The Ethernet MAC 10M/100M/1G/2.5G IP features a compact and low latency solution, it is highly configurable and can optionally include IEEE 1588 Timestamping Unit (TSU). The Silicon agnostic Ethernet MAC IP, suitable for ASICs and FPGAs, is prepared for easy integration with Ethernet PCS 10M/ 100M/1G/2.5G IP from Comcores.
RaiderChip's GenAI v1 is a pioneering hardware-based generative AI accelerator, designed to perform local inference at the Edge. This technology integrates optimally with on-premises servers and embedded devices, offering substantial benefits in privacy, performance, and energy efficiency over traditional hybrid AI solutions. The design of the GenAI v1 NPU streamlines the process of executing large language models by embedding them directly onto the hardware, eliminating the need for external components like CPUs or internet connections. With its ability to support complex models such as the Llama 3.2 with 4-bit quantization on LPDDR4 memory, the GenAI v1 achieves unprecedented efficiency in AI token processing, coupled with energy savings and reduced latency. What sets GenAI v1 apart is its scalability and cost-effectiveness, significantly outperforming competitive solutions such as Intel Gaudi 2, Nvidia's cloud GPUs, and Google's cloud TPUs in terms of memory efficiency. This solution maximizes the number of tokens generated per unit of memory bandwidth, thus addressing one of the primary limitations in generative AI workflow. Furthermore, the adept memory usage of GenAI v1 reduces the dependency on costly memory types like HBM, opening the door to more affordable alternatives without diminishing processing capabilities. With a target-agnostic approach, RaiderChip ensures the GenAI v1 can be adapted to various FPGAs and ASICs, offering configuration flexibility that allows users to balance performance with hardware costs. Its compatibility with a wide range of transformers-based models, including proprietary modifications, ensures GenAI v1's robust placement across sectors requiring high-speed processing, like finance, medical diagnostics, and autonomous systems. RaiderChip's innovation with GenAI v1 focuses on supporting both vanilla and quantized AI models, ensuring high computation speeds necessary for real-time applications without compromising accuracy. This capability underpins their strategic vision of enabling versatile and sustainable AI solutions across industries. By prioritizing integration ease and operational independence, RaiderChip provides a tangible edge in applying generative AI effectively and widely.
The GenAI v1-Q from RaiderChip brings forth a specialized focus on quantized AI operations, reducing memory requirements significantly while maintaining impressive precision and speed. This innovative accelerator is engineered to execute large language models in real-time, utilizing advanced quantization techniques such as Q4_K and Q5_K, thereby enhancing AI inference efficiency especially in memory-constrained environments. By offering a 276% boost in processing speed alongside a 75% reduction in memory footprint, GenAI v1-Q empowers developers to integrate advanced AI capabilities into smaller, less powerful devices without sacrificing operational quality. This makes it particularly advantageous for applications demanding swift response times and low latency, including real-time translation, autonomous navigation, and responsive customer interactions. The GenAI v1-Q diverges from conventional AI solutions by functioning independently, free from external network or cloud auxiliaries. Its design harmonizes superior computational performance with scalability, allowing seamless adaptation across variegated hardware platforms including FPGAs and ASIC implementations. This flexibility is crucial for tailoring performance parameters like model scale, inference velocity, and power consumption to meet exacting user specifications effectively. RaiderChip's GenAI v1-Q addresses crucial AI industry needs with its ability to manage multiple transformer-based models and confidential data securely on-premises. This opens doors for its application in sensitive areas such as defense, healthcare, and financial services, where confidentiality and rapid processing are paramount. With GenAI v1-Q, RaiderChip underscores its commitment to advancing AI solutions that are both environmentally sustainable and economically viable.
Time-Triggered Ethernet (TTEthernet) is a pioneering development by TTTech that offers deterministic Ethernet capabilities for safety-critical applications. This technology supports real-time communication between network nodes while maintaining the standard Ethernet infrastructure. TTEthernet enables reliable data delivery, with built-in mechanisms for fault tolerance that are vital for spaces like aviation, industrial automation, and space missions. One of the key aspects of TTEthernet is its ability to provide triple-redundant communication, ensuring network reliability even in the case of multiple failures. Licensed for significant projects such as NASA's Orion spacecraft, TTEthernet demonstrates its efficacy in environments that require dual fault-tolerance. As part of the ECSS engineering standard, the protocol supports human spaceflight standards and integrates seamlessly into space-based and terrestrial networks. The application of TTEthernet spans across multiple domains due to its robust nature and compliance with industry standards. It is particularly esteemed in markets that emphasize the importance of precise time synchronization and high availability. By using TTEthernet, companies can secure communications in networks without compromising on the speed and flexibility inherent to Ethernet-based systems.
Great River Technology offers the ARINC 818 Product Suite, a comprehensive collection of tools and products designed to cover the full spectrum of ARINC 818 applications. This suite is pivotal for engineers and designers who are focused on the aviation sector, providing solutions necessary for the creation, testing, and deployment of high-speed digital interfaces in avionics. The suite supports design and implementation phases by offering robust support tools tailored for ARINC 818 development, including detailed implementers' guides and simulation resources. What's unique about this suite is its ability to facilitate process integrations for ARINC 818 standards across various platforms, making it adaptable for differing needs in aviation systems. The integration tools provided ensure that systems can efficiently manage data and video transmissions, providing clarity, speed, and reliability, all essential factors in mission-critical environments. Great River Technology’s ARINC 818 Product Suite is engineered to ensure seamless interoperability, offering support from initial project development through to practical operation, thus enabling avionic systems to function optimally in both standard and specialized conditions.
ntLDPC_SDAOCT IP implements a 5G-NR Base Graph 1 systematic Encoder/Decoder based on Quasi-Cyclic LDPC Codes (QC-LDPC), with lifting size Zc=384 and Information Block Size 8448 bits. The implementation is based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that it offers high throughput at low implementation complexity. The ntLDPCE_SDAOCT Encoder IP implements a systematic LDPC Zc=384 encoder. Input and Output may be selected to be 32-bit or 128-bits per clock cycle prior to synthesis, while internal operations are 384-bits parallel per clock cycle. Depending on code rate, the respective amount of parity bits are generated and the first 2xZc=768 payload bits are discarded. There are 5 code rate modes of operation available (8448,8448)-bypass, (9984,8448)-0.8462, (11136,8448)-0.7586, (12672,8448)-0.6667 and (16896,8448)-0.5. The ntLDPCD_SDAOCT Base Graph Decoder IP may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Min-Sum Algorithm (MS) or Layered Lambda-min Algorithm (LMIN). Variations of Layered MS available are Offset Min-Sum (OMS), Normalized Min-Sum (NMS), and Normalized Offset Min-Sum (NOMS). Selecting between these algorithms presents a decoding performance vs. system resources utilization trade-off. The ntLDPCD_SDAOCT decoder IP implements a Zc=384 parallel systematic LDPC layered decoder. Each layer corresponds to Zc=384 expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZcxZc shifted identity submatrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional early termination (ET) criterion, to maintain practically equivalent error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI4 stream IF.
TerraPoiNT provides a robust alternative to traditional GPS systems using a network of terrestrial transmitters to offer position, navigation, and timing (PNT) services. It ensures operational resilience, even in GPS-denied environments, thanks to its terrestrial infrastructure which supports high signal strength and encrypted signal security against spoofing. TerraPoiNT's integration into diverse settings makes it a versatile solution for industries reliant on precise positioning, including telecommunications and critical infrastructure such as power and utility grids. Its flexibility and scalability are backed by extensive testing and alignment with well-established industry standards, making it a trusted choice for PNT needs.
The ntLDPC_G98042 (17664,14592) IP Core is defined in IEEE 802.3ca-2020, it is used by ITU-T G.9804.2-09.2021 standard document and it is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPCΕ_G98042 encoder IP implements a 256-bit parallel systematic LDPC encoder. The Generator LDPC Matrix is calculated off-line, compressed and stored in ROM. It is partitioned to 12 layers and each layer, when multiplied by the 14592 payload block, produces 256 parity bits. The multiplier architecture may be parameterized before synthesis to generate multiple multiplier instances [1:4,6], in order to effectively process multiple layers in parallel and improve the IP throughput rate. Shortened blocks are supported with granularity of 128-bit boundaries and 384 or 512 parity bits puncturing is also optionally supported. The ntLDPCD_G98042 decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm (OMS) or Layered Lambda-min Algorithm (LMIN). Selecting between the two algorithms presents a decoding performance vs. system resources utilization trade-off. The OMS algorithm is chosen for this implementation, given the high code rate of the Parity Check Matrix (PCM). The ntLDPCD_G98042 decoder IP implements a 256-bit parallel systematic LDPC layered decoder. Each layer corresponds to Z=256 expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZxZ shifted identity sub-matrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers’ LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional syndrome check early termination (ET) criterion, to maintain identical error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. A top level architecture deployment wrapper allows to expand the parallelism degree of the decoder before synthesis, effec-tively implementing a trade-off between utilized area and throughput rate. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components at 128-bit parallel bus interface. This logic is easily portable into any communication protocol, like AXI4 stream IF.
The EZiD211, also known as Oxford-2, is a leading-edge demodulator and modulator developed by EASii IC to facilitate advanced satellite communications. It embodies a sophisticated DVB-S2X wideband tuner capable of supporting LEO, MEO, and GEO satellites, integrating proprietary features like Beam Hopping, VLSNR, and Super Frame applications. With EZiD211 at the helm, satellite communications undergo a transformation in efficiency and capacity, addressing both current and future demands for fixed data infrastructures, mobility, IoT, and M2M applications. Its technological forefront facilitates seamless operations in varied European space programs, validated by its full production readiness. EZiD211's design offers a unique capability to manage complex satellite links, enhance performance, and ensure robust and reliable data transmission. EASii IC provides comprehensive support through evaluation boards and samples, allowing smooth integration and testing to meet evolving satellite communication standards.
Digital Blocks' AXI4 DMA Controller is a robust solution designed for transferring data efficiently between systems over the AXI4 interface. Supporting up to 16 independent channels, it excels in high data throughput both for small and large data sets. Its capabilities are extended with advanced DMA features, allowing custom configurations to minimize silicon usage and licensing costs. Precise control over DMA operations is facilitated through its customizable settings, supporting a flexible range of interface buses and addressing modes.
The Ncore Cache Coherent Interconnect is designed to tackle the complexities inherent in multicore SoC environments. By maintaining coherence across heterogeneous cores, it enables efficient data sharing and optimizes cache use. This in turn enhances the throughput of the system, ensuring reliable performance with reduced latency. The architecture supports a wide range of cores, making it a versatile option for many applications in high-performance computing. With Ncore, designers can address the challenges of maintaining data consistency across different processor cores without incurring significant power or performance penalties. The interconnect's capability to handle multicore scenarios means it is perfectly suited for advanced computing solutions where data integrity and speed are paramount. Additionally, its configuration options allow customization to meet specific project needs, maintaining flexibility in design applications. Its efficiency in multi-threading environments, coupled with robust data handling, marks it as a crucial component in designing state-of-the-art SoCs. By supporting high data throughput, Ncore keeps pace with the demands of modern processing needs, ensuring seamless integration and operation across a variety of sectors.
This product offers an extensive range of high-speed interface IP solutions developed using an array of process technologies from 28nm to 90nm nodes. It supports various technology needs and provides tailored services for IP customization and transfer, enhancing adaptability for state-of-the-art processes or more mature ones ranging from 90-180nm. These encompass technologies like USB, DDR, and MIPI, ensuring robust solutions for advanced data communication requirements.
Systems4Silicon's DPD solution enhances power efficiency in RF power amplifiers by using advanced predistortion techniques. This technology is part of a comprehensive subsystem known as FlexDPD, which is adaptive and scalable, independent of any particular hardware platform. It supports multiple radio standards, including 5G and O-RAN, and is ready for deployment on either ASICs or FPGA platforms. Engineered for field performance, it offers a perfect balance of reliability and adaptability across numerous applications, meeting broad technical requirements.
RapidGPT by PrimisAI is a revolutionary AI-based tool that transforms the landscape of Electronic Design Automation (EDA). Using generative AI, RapidGPT facilitates a seamless transition from traditional design methods to a more dynamic and intuitive process. This tool is characterized by its ability to interpret natural language inputs, enabling hardware designers to communicate design intentions effortlessly and effectively. Through RapidGPT, engineers gain access to a powerful code assistant that simplifies the conversion of ideas into fully realized Verilog code. By integrating third-party semiconductor IP seamlessly, the tool extends beyond basic design needs to offer a comprehensive framework for accelerating development times. RapidGPT further distinguishes itself by guiding users through the entire design lifecycle, from initial concepts to complete bitstream and GDSII stages, thus redefining productivity in hardware design. With RapidGPT, PrimisAI supports a wide spectrum of interactions and is trusted by numerous companies, underscoring its reliability and impact in the field. The tool's ability to enhance productivity and reduce time-to-market makes it a preferred choice for engineers aiming to combine efficiency with innovation in their projects. Easy to integrate into existing workflows, RapidGPT sets new standards in EDA, empowering users with an unparalleled interface and experience.
The SerDes PHY offered by Credo Semiconductor epitomizes the pinnacle of performance in data communication. This physical layer device is crafted to deliver high-speed serial connections critical for data centers and AI infrastructures. Using advanced technology, it supports data rates that can extend up to an impressive 224Gbps per lane. The product is meticulously designed to facilitate PAM4 data transmission, enabling significant improvements in bandwidth that cater to next-generation data demands. Embedded with cutting-edge features, the SerDes PHY ensures seamless integration across multiple platform architectures. It is well-suited for systems employing Multichip Module System on Chip (MCM SoC) and 2.5D Silicon Interposer designs. These capabilities make it highly adaptable for diverse applications ranging from switch fabric ASIC and AI ASIC to machine learning processes, providing unparalleled solutions for expanding data processing needs. Credo's SerDes PHY stands out not only for its high data rate capabilities but also for its exceptional power efficiency. Even at demanding data transmission speeds, it ensures lower power consumption, thus reducing operational costs while maintaining top-tier performance. Its dedicated design approach embodies a commitment to reliability and scalability, ensuring that it can efficiently handle the rigors of extensive AI and hyperscale network operations.
The EW6181 GPS and GNSS solution from EtherWhere is tailored for applications requiring high integration levels, offering licenses in RTL, gate-level netlist, or GDS formats. This highly adaptable IP can be ported across various technology nodes, provided an RF frontend is available. Designed to be one of the smallest and most power-efficient cores, it optimizes battery life significantly in devices such as tags and modules, making it ideal for challenging environments. The IP's strengths lie in its digital processing capabilities, utilizing cutting-edge DSP algorithms for precision and reliability in location tracking. With a digital footprint approximately 0.05mm² on a 5nm node, the EW6181 boasts a remarkably compact size, aiding in minimal component use and a streamlined Bill of Materials (BoM). Its stable firmware ensures accurate and reliable position fixations. In terms of implementation, this IP offers a combination of compact design and extreme power efficiency, providing substantial advantages in battery-operated environments. The EW6181 delivers critical support and upgrades, facilitating seamless high-reliability tracking for an array of applications demanding precise navigation.
Convolutional FEC codes are very popular because of their powerful error correction capability and are especially suited for correcting random errors. The most effective decoding method for these codes is the soft decision Viterbi algorithm. ntVIT core is a high performance, fully configurable convolutional FEC core, comprised of a 1/N convolutional encoder, a variable code rate puncturer/depuncturer and a soft input Viterbi decoder. Depending on the application, the core can be configured for specific code parameters requirements. The highly configurable architecture makes it ideal for a wide range of applications. The convolutional encoder maps 1 input bit to N encoded bits, to generate a rate 1/N encoded bitstream. A puncturer can be optionally used to derive higher code rates from the 1/N mother code rate. On the encoder side, the puncturer deletes certain number of bits in the encoded data stream according to a user defined puncturing pattern which indicates the deleting bit positions. On the decoder side, the depuncturer inserts a-priori-known data at the positions and flags to the Viterbi decoder these bits positions as erasures. The Viterbi decoder uses a maximum-likelihood detection recursive process to cor-rect errors in the data stream. The Viterbi input data stream can be composed of hard or soft bits. Soft decision achieves a 2 to 3dB in-crease in coding gain over hard-decision decoding. Data can be received continuously or with gaps.
The ntLDPC_5GNR Base Graph Encoder IP Core is defined in 3GPP TS 38.212 standard document and it is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. The specification defines two sets of LDPC Base Graphs and their respective derived Parity Check Matrices. Each Base Graph can be combined with 8 sets of lifting sizes (Zc) in a total of 51 different lifting sizes. This way by using the 2 Base Graphs, the 5G NR specification defines up to 102 possible distinct LDPC modes of operation to select from, for optimum decoding performance, depending on target application code block size and code rate (using the additional rate matching module features). For Base Graph 1 we have LDPC(N=66xZc,K=22xZc) sized code blocks, while for Base Graph 2 we have LDPC(N=50xZc,K=[6,8,9,10]xZc) sized code blocks. The ntLDPCE_5GNR Encoder IP implements a multi-parallel systematic LDPC encoder. Parallelism depends on the selected lifting sizes subsets chosen for implementation. Shortened blocks are supported with granularity at lifting size Zc-bit boundaries. Customizable modes generation is also supported beyond the scope of the 5G-NR specification with features such as: “flat parity bits puncturing instead of Rate Matching Bit Selection”, “maintaining the first 2xZc payload bits instead of eliminating it before transmission”, etc. The ntLDPCD_5GNR decoder IP implements a maximum lifting size of Zc_MAX-bit parallel systematic LDPC layered decoder. Each layer corresponds to Zc_MAX expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZcxZc shifted identity sub-matrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional early termination (ET) criterion, to maintain practically equivalent error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI4 stream IF.
The Ultra-Low Latency 10G Ethernet MAC from Chevin Technology is designed for FPGA applications that prioritize speed and efficiency. This IP core achieves exceptional data transfer rates with minimized latency, making it ideal for projects where time-sensitive communication is critical. Its design focuses on reducing the complexity and power consumption typical of high-speed Ethernet solutions. A key advantage of this ultra-low latency MAC is its ability to operate without the need for additional CPUs or software, thanks to its all-logic architecture. This not only simplifies integration but also reduces the overall footprint of the design, allowing more space for other functionalities within the FPGA. Targeting industries such as defense and data storage, this Ethernet MAC ensures high reliability and performance. It allows for seamless implementation into various FPGA platforms, demonstrating Chevin Technology's commitment to versatile and adaptable design solutions that meet specific industry needs.
LightningBlu is a cutting-edge solution provided by Blu Wireless, designed specifically to serve the high-speed rail industry. This technology offers consistent, on-the-move multi-gigabit connectivity between trackside and train, which ensures a reliable provision of on-board services. These services include seamless internet access, enhanced entertainment options, and real-time information, creating a superior passenger experience while traveling. Utilizing mmWave technology, LightningBlu is capable of offering carrier-grade performance, supporting Mobility applications with remarkable consistency even at speeds exceeding 300 km/h. Such capabilities promise to revolutionize the connectivity standards within the high-speed rail networks. By integrating this advanced system, railway operators can ensure uninterrupted communication channels, thus optimizing their operations and boosting passenger satisfaction. The solution primarily operates within the mmWave spectrum of 57-71 GHz, making it a future-proof choice that aligns with the expanding global demand for high-quality, high-speed railway communications. With LightningBlu, Blu Wireless is spearheading the movement towards carbon-free, robust connectivity solutions, setting a new standard in the transportation sector.
The ePHY-5616 is a formidable force in high-speed data processing, supporting data rates from 1Gbps to a robust 56Gbps. Tailored to meet the needs of dynamic 16nm and 12nm process node environments, this solution was crafted to excel in both area and power efficiency. Its design incorporates cutting-edge DSP techniques to handle various insertion losses, ensuring optimal performance over a significant distance with minimal signal degradation. This IP offers a scalable architecture that effectively adapts to a range of applications, from enterprise routers to data center switches. The high level of configurability in its DSP-based receiver architecture allows for quick and precise performance tuning. The integration of eZLINK™, a proprietary algorithm, provides rapid performance tuning within a sub-millisecond range, enhancing the flexibility and responsiveness of system integration. Additionally, the ePHY-5616 supports up to 8-tap TX FIR for transmit de-emphasis, which is crucial for managing signal integrity over extended paths. Its embedded microcontroller (MCU) allows for extensive functionality and future feature expansion. This IP is further supported by a comprehensive suite of diagnostic features to facilitate system bring-up and performance tuning, making it an ideal choice for high-performance networking equipment.
The SEMIFIVE AI Inference Platform is engineered to facilitate rapid development and deployment of AI inference solutions within custom silicon environments. Utilizing seamless integration with silicon-proven IPs, this platform delivers a high-performance framework optimized for AI and machine learning tasks. By providing a strategic advantage in cost reduction and efficiency, the platform decreases time-to-market challenges through pre-configured model layers and extensive IP libraries tailored for AI applications. It also offers enhanced scalability through its support for various computational and network configurations, making it adaptable to both high-volume and specialized market segments. This platform supports complex AI workloads on scalable AI engines, ensuring optimized performance in data-intensive operations. The integration of advanced processors and memory solutions within the platform further enhances processing efficiency, positioning it as an ideal solution for enterprises focusing on breakthroughs in AI technologies.
The 10G Ethernet MAC and PCS from Chevin Technology offers a high-performance solution for FPGA-based applications requiring efficient data transfer. Designed to maximize link utilization, this IP core provides sustained high throughput with minimal latency, utilizing a compact architecture that saves space and power. The core is suitable for environments that demand reliable Ethernet connectivity, ensuring optimal performance in FPGA designs. This IP core is particularly beneficial for energy-conscious applications as it operates with lower power consumption compared to solutions requiring additional CPU or software components. The design is optimized for both Intel and AMD FPGAs, providing a versatile solution that is easy to integrate into existing projects. By providing robust data transfer capabilities, the 10G Ethernet MAC and PCS core supports cutting-edge applications in fields such as industrial imaging, data storage, and scientific research. Its design ensures that users can implement multiple cores within a single FPGA, offering flexibility and scalability for a range of Ethernet needs.
The Digital Radio (GDR) from GIRD Systems is an advanced software-defined radio (SDR) platform that offers extensive flexibility and adaptability. It is characterized by its multi-channel capabilities and high-speed signal processing resources, allowing it to meet a diverse range of system requirements. Built on a core single board module, this radio can be configured for both embedded and standalone operations, supporting a wide frequency range. The GDR can operate with either one or two independent transceivers, with options for full or half duplex configurations. It supports single channel setups as well as multiple-input multiple-output (MIMO) configurations, providing significant adaptability in communication scenarios. This flexibility makes it an ideal choice for systems that require rapid reconfiguration or scalability. Known for its robust construction, the GDR is designed to address challenging signal processing needs in congested environments, making it suitable for a variety of applications. Whether used in defense, communications, or electronic warfare, the GDR's ability to seamlessly switch configurations ensures it meets the evolving demands of modern communications technology.
The Ethernet Real-Time Publish-Subscribe (RTPS) IP Core is crafted to provide a comprehensive hardware implementation of the Ethernet RTPS protocol. This core is indispensable in real-time communication networks that require the seamless integration of data streams with minimal latency. It ensures low-latency operation and efficient data exchange, which are crucial for mission-critical applications. Designing systems capable of maintaining integrity and synchronous data dissemination is the primary goal of this IP core. It is optimally structured to ensure swift data processing, making it a key component in systems where real-time data publishing and subscription minimize response delays. The RTPS IP Core stands out as a strategic solution for real-time networking in communication-intensive industries.
The DisplayPort 1.4 core provides a comprehensive solution for DisplayPort requirements, implementing both source and sink capabilities. It supports link rates ranging from 1.62 Gbps to 8.1 Gbps, fitting standard DisplayPort and eDP scenarios efficiently. Users can take advantage of its support for multiple lanes, specifically 1, 2, and 4 lanes configurations, enabling versatile video interface options such as Native and AXI stream interfaces. This facilitates a strong multimedia performance, catering to both Single Stream Transport (SST) and Multi Stream Transport (MST) modes. The video processing toolkit accompanying this IP aims at aiding users in diverse video operations. These tools include a timing generator, a versatile test pattern generator, and crucial video clock recovery mechanisms. To simplify the integration into various systems, the IP is supported across a broad range of FPGA devices, including AMD and Intel lines, providing users with choice and flexibility for their specific application needs. Notably, it supports diverse video formats and color spaces, such as RGB, YCbCr 4:4:4, 4:2:2, and 4:2:0 at pixel depths of 8 and 10 bits. Secondary data packets handling audio and metadata enhance its multimedia capabilities. Furthermore, Parretto offers the source code on GitHub for ease of custom development, ensuring developers have the tools they need to adapt the IP to their unique systems.
EXTOLL's High-Speed SerDes for Chiplets is a pioneering connectivity solution crafted for seamless integration in chiplet-based systems. It serves as a core technology in facilitating swift data transfer across different chiplets, ensuring robust and efficient performance. This SerDes excels in maintaining low power consumption to optimize energy efficiency, crucial for modern computing needs. By leveraging innovative design principles, this SerDes supports mainstream technology nodes ranging from 12nm to 28nm. The flexibility provided by such support makes it a versatile choice for various high-speed data applications, ensuring adaptability to future technological advances. This capability underscores its role in facilitating heterogeneous integration, a crucial aspect in cutting-edge semiconductor environments. Furthermore, the High-Speed SerDes is crafted to cater to applications requiring reduced latency and enhanced bandwidth capabilities. Ideal for systems such as data centers and communications infrastructure, it empowers device manufacturers to implement scalable and sustainable solutions efficiently.
The Time-Triggered Protocol (TTP) is a cornerstone of TTTech's offerings, designed for high-reliability environments such as aviation. TTP ensures precise synchronization and communication between systems, leveraging a time-controlled approach to data exchange. This makes it particularly suitable for safety-critical applications where timing and order of operations are paramount. The protocol minimizes risks associated with communication errors, thus enhancing operational reliability and determinism. TTP is deployed in various platforms, providing the foundation for time-deterministic operations necessary for complex systems. Whether in avionics or in industries requiring strict adherence to real-time data processing, TTP adapts to the specific demands of each application. By using this protocol, industries can achieve dependable execution of interconnected systems, promoting increased safety and reliability. In particular, TTP's influence extends into integrated circuits where certifiable IP cores are essential, ensuring compliance with stringent industry standards such as RTCA DO-254. Ongoing developments in TTP also include tools and methodologies that facilitate verification and qualification, ensuring that all system components communicate effectively and as intended across all operating conditions.
The 10G TCP Offload Engine is a sophisticated high-performance solution designed to offload TCP processing from the host CPU. Utilizing ultra-low latency technology, this IP incorporates a TCP/UDP stack integrated into high-speed FPGA hardware, ideal for networking environments demanding efficient processing and high throughput. Designed to handle up to 16,000 concurrent sessions, it manages TCP stacks within an impressive 77 nanoseconds, offering unmatched performance without straining the CPU. The engine supports 10 Gigabit Ethernet connectivity, ensuring seamless network integration and optimal data flow. With features like full TCP stack implementation and zero host CPU processing requirement, the offload engine is perfect for real-time cloud computing and AI networking applications, significantly reducing power consumption and enhancing bandwidth utilization. Equipped with a range of additional functions, such as large send offload and checksum offload, it optimizes network operations by eliminating bottlenecks typically associated with software-based solutions. It's an excellent choice for data centers and enterprise environments struggling with CPU bottlenecks.
The AST 500 and AST GNSS-RF represent cutting-edge semiconductor solutions in the realm of GNSS technology. These chips are meticulously designed to enhance the performance of Global Navigation Satellite Systems, allowing them to function with heightened accuracy and reliability. With advanced RF front-end technologies, these ICs efficiently handle GNSS signals across multiple satellite systems, ensuring robust connectivity and precise location tracking. Leveraging state-of-the-art process technology, AST 500 and AST GNSS-RF chips are fabricated in leading semiconductor foundries, providing superior signal integrity and low noise performance. These ICs are engineered to perform optimally under various environmental conditions, making them suitable for both commercial and defence applications. Their compatibility with systems such as GPS, GLONASS, and Galileo ensures versatility and global applicability. By integrating these chips, devices can achieve improved positioning accuracy and faster time-to-first-fix, making them an ideal choice for navigation-centric products across multiple industries, including automotive and aerospace.
The High Speed Data Bus (HSDB) IP Core is engineered to provide a seamless PHY and Mac layer implementation that is fully compatible with the HSDB standard. It is specifically designed for easy integration, offering a user-friendly interface that can be incorporated into a variety of systems without a hitch. Known for its exceptional throughput, this core ensures F-22 aircraft compatibility, making it a robust choice in demanding avionics applications. This IP core excels in establishing reliable high-speed communication links, crucial for applications where data integrity and timing are paramount. By facilitating streamlined data flow with minimized latency, the HSDB IP Core enhances operational efficiency significantly. It is an ideal solution for environments requiring stringent adherence to high data rates and precise timing protocols.
The nxFeed Market Data System is an FPGA-based feed handler designed to significantly enhance the efficiency of market data processing. By handling the data feeds directly on an FPGA, nxFeed reduces latency and server load. This system is ideal for financial applications requiring ultra-low latency data feeds, providing a streamlined, plug-and-play solution that integrates seamlessly with existing trading infrastructure. The system processes raw market data from various exchanges, normalizes it, and makes it available to applications via a simplified API. This approach not only reduces latency but also allows developers to focus on creating core business logic rather than dealing with the complexities of data normalization. With features like TCP-based application resynchronization and UDP multicast distribution, nxFeed provides robust options for data handling. Designed with scalability in mind, nxFeed can be utilized in environments ranging from single server installations to complex multi-site trading networks. It supports centralized management and live monitoring, providing detailed latency statistics to ensure optimal operation. This system is highly beneficial for firms looking to optimize market data processing and improve trading performance across their platforms.
AccelerComm’s High PHY Accelerators serve as the cornerstone of their full physical layer offerings. These accelerators, available as ASIC and FPGA-ready IP cores, integrate with customer solutions using standard interfaces, bolstered by bit-accurate models for simulation and verification, expediting system-level integration with minimum risk. Incorporating space-hardened platforms from industry leaders, these accelerators leverage patented algorithms to maximize throughput and minimize both power consumption and hardware demands. This ensures they are perfectly suited for deploying in high-performance, space-specific applications where environmental factors impose unique restrictions. Designed to be adaptable across multiple platforms, these accelerators capitalize on years of technological advancement to provide efficient solutions, thereby elevating the capabilities of modern communication systems to meet and exceed the sophisticated demands of the 5G and 6G landscape.
Designed to ensure reliable communication in automotive networks, the TSN Switch for Automotive Ethernet orchestrates robust timing and synchronization across multiple network components. It leverages Time-Sensitive Networking (TSN) standards to guarantee real-time performance and low latency, which are critical in vehicular communication systems. This switch is pivotal for managing complex data flows in automobiles, supporting advancements in autonomous vehicle technologies by enabling the seamless integration of various data streams. The switch is engineered to align with the increasing demands for high-speed connectivity in modern automobiles. With a focus on enhancing safety and operational efficiency, it allows for precise control over packet transmission, minimizing the risk of data collisions and ensuring that high-priority information is accurately transmitted through the network. This focus on precise data management makes the TSN Switch vital for deploying advanced driver-assistance systems (ADAS) and infotainment solutions. By incorporating TSN protocols, this switch enhances the reliability of vehicle networks, thereby facilitating a safer and more interconnected driving experience. It supports the integration and coordination of sensors, processors, and communication networks within the vehicle, making it an indispensable component in the development of next-generation smart transportation solutions.
On the transmitter side, the turbo -phi encoder architecture is based on a parallel concatenation of two double -binary Recursive Systematic Convolutional (RSC) encoders, fed by blocks of K bits (N=K/2). It is a 16-state double-binary turbo encoder. On the receiver side, the turbo decoder engine is built using two functioning soft-in/soft-out modules (SISO). The outputs of one SISO, after applying the scaling and interleaving are used by its dual SISO in the next half iteration. Both the turbo encoder and decoder are fully compliant with the DVB-RCS2, supporting all its code rates and block sizes. In order to achieve higher throughput, the turbo decoder uses parallel MAP decoders. The sliding window algorithm is used to reduce the internal memory sizes. Turbo decoder accepts input LLR’s and outputs the hard decision bits after completing the decoder iterations.
The RISCV SoC - Quad Core Server Class is engineered for high-performance applications requiring robust processing capabilities. Designed around the RISC-V architecture, this SoC integrates four cores to offer substantial computing power. It's ideal for server-class operations, providing both performance efficiency and scalability. The RISCV architecture allows for open-source compatibility and flexible customization, making it an excellent choice for users who demand both power and adaptability. This SoC is engineered to handle demanding workloads efficiently, making it suitable for various server applications.
The L5-Direct GNSS Receiver by oneNav is a revolutionary solution built to leverage the advanced capabilities of L5-band satellite signals. Distinguishing itself by operating solely on the L5 frequency, this product delivers exceptional positioning accuracy and resilience, free from the interference commonly associated with legacy L1 signals. This advanced GNSS receiver is engineered to cater to a variety of professional applications that demand robust performance under challenging conditions, such as dense urban areas.\n\nLeveraging oneNav's proprietary Application Specific Array Processor (ASAP), the system provides best-in-class GPS signal acquisition and processing without compromising sensitivity or fix time. The use of an innovative single RF chain allows for optimal antenna placement, reducing the overall form factor and enabling integration into devices that require stringent size and cost constraints. This makes it an ideal choice for wearable and IoT device applications where space and energy consumptions are pivotal considerations.\n\nAdditionally, the L5-Direct GNSS Receiver incorporates machine learning algorithms to effectively mitigate multipath errors, offering unrivaled accuracy by distinguishing direct from reflected signals. The system is specifically designed to be energy efficient, offering extended operational life critical for applications such as smart wearables and asset tracking devices. Its resilience against GPS jamming and interference ensures it remains a reliable choice for mission-critical operations.
The 2D FFT IP extends the power of the traditional FFT by enabling two-dimensional transforms, essential for image and signal processing where data is structured in matrices. With an impressive balance of speed and resource utilization, the 2D FFT handles massive data efficiently using internal or external memory interfaces to fit broad application demands. Its adaptability for FPGA and ASIC applications makes it an ideal candidate for high-performance computing tasks needing complex data manipulation.
The iCan PicoPop® is a highly compact System on Module (SOM) based on the Zynq UltraScale+ MPSoC from Xilinx, suited for high-performance embedded applications in aerospace. Known for its advanced signal processing capabilities, it is particularly effective in video processing contexts, offering efficient data handling and throughput. Its compact size and performance make it ideal for integration into sophisticated systems where space and performance are critical.
ntRSD core implements a time-domain Reed-Solomon decoding algorithm. The core is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSD core supports erasure decoding thus doubling its error correction capability. The core also supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
The TT-Ascalon™ is a high-performance RISC-V CPU designed for general-purpose control, emphasizing power and area efficiency. This processor features an Out-of-Order, superscalar architecture that adheres to the RISC-V RVA23 profile, co-developed with Tenstorrent's own Tensix IP for optimized performance. TT-Ascalon™ is highly scalable, suitable for various high-demand applications that benefit from robust computational capabilities. It's engineered to deliver unmatched performance while maintaining energy efficiency, making it ideal for operations that require reliability without compromising on speed and power efficiency.
The BlueLynx Chiplet Interconnect system provides an advanced die-to-die connectivity solution designed to meet the demanding needs of diverse packaging configurations. This interconnect solution stands out for its compliance with recognized industry standards like UCIe and BoW, while offering unparalleled customization to fit specific applications and workloads. By enabling seamless connection to on-die buses and Networks-on-Chip (NoCs) through standards such as AMBA, AXI, ACE, and CHI, BlueLynx facilitates faster and cost-effective integration processes. The BlueLynx system is distinguished by its adaptive architecture that maximizes silicon utilization, ensuring high bandwidth along with low latency and power efficiency. Designed for scalability, the system supports a remarkable range of data rates from 2 to 40+ Gb/s, with an impressive bandwidth density of 15+ Tbps/mm. It also provides support for multiple serialization and deserialization ratios, ensuring flexibility for various packaging methods, from 2D to 3D applications. Compatible with numerous process nodes, including today’s most advanced nodes like 3nm and 4nm, BlueLynx offers a progressive pathway for chiplet designers aiming to streamline transitions from traditional SoCs to advanced chiplet architectures.
AccelerComm's LDPC Channel Coding solutions are crafted to meet the exacting requirements of 5G standards, offering unprecedented performance and efficiency. Complete with encoder and decoder capabilities, this solution enhances hardware and power efficiency, meeting all 3GPP specified throughput and error correction targets crucial for the physical layer. Ideal for integration within FPGA or ASIC applications, the IP is engineered to handle typical NTN channel conditions effectively, showcasing a 0.8dB improvement in decoder performance, which notably reduces latency and HARQ retries. This efficiency is achieved through innovative algorithms developed from AccelerComm's research, ensuring minimal error floors. This flexible package underscores the ease of integration, providing adaptable parameters to match diverse application needs, thus offering a practical solution for industries aiming to optimize their 5G infrastructures.
The IP Platform for Low-Power IoT is engineered to accelerate product development with highly integrated, customizable solutions specifically tailored for IoT applications. It consists of pre-validated IP platforms that serve as comprehensive building blocks for IoT devices, featuring ARM and RISC-V processor compatibility. Built for ultra-low power consumption, these platforms support smart and secure application needs, offering a scalable approach for different market requirements. Whether it's for beacons, active RFID, or connected audio devices, these platforms are ideal for various IoT applications demanding rapid development and integration. The solutions provided within this platform are not only power-efficient but also ready for AI implementation, enabling smart, AI-ready IoT systems. With FPGA evaluation mechanisms and comprehensive integration support, the IP Platform for Low-Power IoT ensures a seamless transition from concept to market-ready product.
The 8b/10 Decoder by Roa Logic is a comprehensive implementation of the 8b/10b encoding scheme developed by Widmer and Franaszek. This decoder offers a full solution that automates special comma detection and identifies K28.5 characters, which is essential for maintaining data integrity during transmission. It is designed for environments where precise data decoding is crucial, supporting seamless data transfer across various communication interfaces. This decoder ensures high accuracy in data interpretation by meticulously translating encoded bitstreams back to their original data form. Crafted with precision, it facilitates reliable data communication while reducing error rates during transmission. It is ideally suited for applications requiring error-free data exchange, where decoding accuracy is paramount. Supporting a range of protocols that utilize the 8b/10b scheme, the decoder’s robust design ensures compatibility and reliable performance. Its straightforward integration supports developers in creating efficient platforms for data handling, reinforcing the reliability of communication systems at large.
Glasswing Ultra-Short Reach SerDes leverages the power of Chord Signaling, significantly enhancing data transfer efficiency and power management in chip-to-chip communications. With its ability to provide high bidirectional throughput, Glasswing is ideal for applications that require substantial data bandwidth but must minimize power consumption. This advanced technology employs the innovative CNRZ-5 signaling technique to double data throughput while halving power usage, paving the way for more sustainable and efficient networking and high-performance computing environments. With a low pin count and high signal integrity, Glasswing helps simplify the design of complex systems without compromising performance. The Glasswing SerDes supports significant bandwidth capabilities, reaching up to 500 Gbit/s per pin, and its modular design allows it to be tiled in multiple configurations, offering flexibility and scalability. Its robust diagnostics and reliability make it a powerful tool for developing next-generation telecommunications and data processing systems.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!