All IPs > Security IP > Security Protocol Accelerators
Security Protocol Accelerators are crucial components within the realm of semiconductor IP, designed to boost the performance of security protocols in various applications. These accelerators play a pivotal role in enhancing the speed, efficiency, and reliability of data encryption and decryption processes, which are fundamental for secure communications and transactions across networks. By implementing specialized hardware for protocol acceleration, these semiconductor IPs offer significant improvements in processing speed compared to software-only solutions.
One of the primary uses of Security Protocol Accelerators is in network security devices, including routers, firewalls, and VPNs, where they ensure secure communication by accelerating tasks such as data encryption and IPsec processing. As data breaches and cyber threats continue to evolve, the demand for robust and efficient security solutions has never been higher. These accelerators enable the optimization of cryptographic operations, providing enterprises and individuals with the confidence that their sensitive data is well-protected during transmission.
In consumer electronics like smartphones, tablets, and smart home devices, security protocol accelerators are key to maintaining user privacy without compromising on performance. They ensure that devices can handle complex security tasks quickly, extending battery life and maintaining seamless user experiences. Whether it’s ensuring the security of cloud-based services or protecting communications over Wi-Fi and cellular networks, these semiconductor IPs are increasingly vital in an interconnected world.
Moreover, the rise of IoT devices and edge computing has expanded the need for security protocol accelerators. With the massive data exchange happening at the edge of networks, having efficient security IPs ensures not just the safety of the data but also compliance with regulatory standards. As companies continue to push for innovations in AI and machine learning, the integration of security protocol accelerators in their systems helps to safeguard intellectual property and sensitive algorithms, thereby maintaining a secure operational environment. Through leveraging these semiconductor IPs, creators can focus on innovation while relying on proven security foundations.
Building on the principles of its predecessor, the Akida 2nd Generation IP further enhances AI processing at the edge by integrating additional capabilities tailored for spatio-temporal and temporal event-based neural networks. This second iteration doubles down on programmability and includes expanded activation functions and enhanced Skip Connections, offering significant flexibility for complex applications involving dynamic data streams. A key feature of the Akida 2nd Generation is its innovative approach to sparsity, optimizing the AI model's overall efficiency. The scalable fabric of nodes in this version can adeptly handle various weights and activation bit depths, adapting the computational requirements to suit the application needs effectively. This capability ensures that the Akida 2nd Generation can manage sophisticated algorithms with a heightened level of precision and power efficiency. Furthermore, this IP iteration embraces fully digital neuromorphic implementations, allowing for predictable, cost-effective design and deployment. It minimizes the computational demands and bandwidth consumption of traditional AI models by focusing compute power precisely where needed, ensuring a seamless experience with lower latency and enhanced processing accuracy. Its flexibility in configuration and scalability at the post-silicon stage makes it an essential tool for future-ready AI applications, particularly those that require real-time interaction and decision-making capabilities.
Polar ID is revolutionizing biometric security by using meta-optic technology to read the unique polarization signature of human faces. This innovative approach significantly improves security, effectively differentiating between real and fake faces primarily through its precise polarization detection capabilities. The system operates efficiently in all lighting conditions thanks to its near-infrared illumination at 940nm, making it versatile enough for both indoor and outdoor settings. It's designed to be compact, suitable even for smartphones with limited space, and significantly more cost-effective compared to conventional structured light solutions. Polar ID not only enhances security by preventing unauthorized access through spoofing with masks or photos, but it also elevates user convenience through its seamless integration into mobile devices. The absence of bulky notch requirements further underscores its design excellence. Its technological makeup stems from Metalenz's proprietary meta-optics, which allows it to fuse advanced functionality into a single compact system. Additionally, Polar ID eliminates the need for additional optical modules, integrating itself as a single image-based recognition and authentication solution. By adopting a complete system approach, Polar ID is set to redefine digital security across a vast array of consumer electronics, including smartphones and IoT devices. This meta-optic advancement is also projected to enhance future applications, likely extending into secure digital transactions and possibly medical diagnostics, broadening the horizons for secure biometric technology in personal and professional spheres.
aiWare represents a high-performance neural processing solution aimed at driving efficiency in AI-powered automotive applications. At its core, aiWare is designed to deliver robust inference capabilities necessary for complex neural network operations within the automotive domain. This IP features scalable performance fitting a broad spectrum of use-cases, from sensor-edge processors to high-performance centralized models, alongside substantial variances such as L2 to L4 automated driving applications. The aiWare NPU offers unrivaled efficiency and deterministic flexibility, having achieved ISO 26262 ASIL B certification, which accentuates its safety and reliability for automotive environments. It supports a multitude of advanced neural architectures, including CNNs and RNNs, empowering developers to effectively deploy AI models within constrained automotive ecosystems. AI pollution-free data pathways ensure high throughput with minimum energy consumption, aligning with automotive standards for efficiency and operational dependability. Accompanied by aiWare Studio SDK, aiWare simplifies the development process by offering an offline performance estimator that accurately predicts system performance. This tool, celebrated by OEMs globally, allows developers to refine neural networks with minimal hardware requirements, significantly abbreviating time-to-market while preserving high-performance standards. The aiWare's architecture focuses on enhancing efficiency, ensuring robust performance for applications spanning multi-modality sensing and complex data analytics.
The eSi-ADAS is a cutting-edge radar processing solution tailored for Advanced Driver Assistance Systems, boosting the performance of MIMO radar systems in automotive and drone applications. This versatile IP suite includes a comprehensive radar co-processor engine designed to enhance tracking and processing capabilities, crucial for rapid situational awareness. Licensed by leading automotive Tier 1 and Tier 2 suppliers, eSi-ADAS supports a variety of radar operations. It features an array of hardware accelerators for FFT, CFAR detection, Kalman Filtering, and more, all optimized for real-time performance and ISO-26262 compliance. Whether catering to short or long-range radar modes, it excels at real-time tracking of numerous objects, significantly offloading the main ADAS system. The co-processor's low-latency and low-power architecture effectively processes fast chirp modulations, making it ideal for complex radar environments requiring robust digital processing techniques. This enables operations such as range and Doppler measurements to be rapidly and efficiently managed, enhancing overall ADAS capabilities and safety measures in automotive systems.
PUFrt is a fundamental security module that operates as a Hardware Root of Trust, providing a comprehensive suite of features such as PUF-based key generation, true random number generation (TRNG), and secure OTP storage. Designed to integrate seamlessly with a variety of systems, PUFrt shields against tampering and unauthorized access, thereby strengthening the security posture of semiconductor devices. Its compatibility stretches across lightweight security keys to advanced security coprocessors, marking it essential for safeguarding the integrity and authenticity of chips. The module incorporates a robust anti-tamper shell and features a built-in APB controller with secure/non-secure separation, allowing for flexible integration and custom security configurations. With an extensive 8k-bit OTP enhanced by instant hardware encryption, PUFrt supports secure boot processes, ensuring devices operate only with authenticated software. By addressing the core security needs at the hardware level, PUFrt plays a crucial role in mitigating the risks associated with IoT deployments and other connected devices. PUFrt's technical prowess is reflected in features like multi-chip key provisioning and entropy source integration, which are vital for cost-effective security deployments and cryptographic operations. The IP's design not only enhances security but also simplifies integration, making it a preferred choice for manufacturers seeking to bolster their defense mechanisms against hardware-based threats. Coupled with certifications like NIST CAMP and Riscure, PUFrt stands out as a premier choice for robust and reliable hardware security solutions.
The AES-XTS core is optimized for encryption of storage devices, providing advanced data protection by implementing the AES-XTS mode. XTS-AES is specifically designed for encrypting data storage, such as hard drives and SSDs, ensuring that sensitive information remains secure and inaccessible to unauthorized users. This core delivers high-speed encryption and decryption capabilities, making it ideal for disk encryption applications where performance is a critical factor. It adheres to the IEEE P1619 standard, which outlines the AES consistency in securing data at rest. By employing the AES-XTS core, storage devices can achieve comprehensive protection against data breaches, safeguarding important data across various storage media in personal computers, corporate databases, and portable external devices, ensuring data security and regulatory compliance.
Trilinear Technologies' HDCP Encryption-Decryption Engine is a sophisticated solution designed to safeguard digital content as it traverses various transmission channels. This engine is compliant with the HDCP standards 1.4 and 2.3, offering robust protection mechanisms to ensure that digital media investments are secure from unauthorized access and piracy. The engine’s hardware acceleration capabilities represent a crucial advantage, significantly reducing the load on the system processor while maintaining real-time encryption and decryption functions. This not only enhances performance but also extends the operational life of the hardware involved, making it suitable for high-demand media applications across sectors such as broadcast, entertainment, and corporate environments. Trilinear’s HDCP Encryption-Decryption Engine ensures compatibility with a wide array of consumer and professional-grade video equipment, providing seamless protection without interference in media quality or transmission speed. Its flexible integration options allow it to be smoothly incorporated into existing infrastructures, whether in standalone media devices or complex SoC architectures. Supported by comprehensive software resources, the HDCP Encryption-Decryption Engine provides an all-encompassing solution that includes necessary software stacks for managing device authentication and link maintenance. Its ability to safeguard high-definition content effectively makes it an invaluable asset for entities focused on secure content delivery and rights management.
The eSi-Crypto package provides a robust suite of cryptographic solutions tailored for ASIC and FPGA targets. It features a comprehensive range of encryption and authentication tools optimized for high throughput with minimal resource usage. A standout feature is its high-quality True Random Number Generator (TRNG), which adheres to NIST 800-22 standards, available as a hard macro in specified technologies. This suite also incorporates a variety of cryptographic algorithms including CRYSTALS Kyber and Dilithium, ECC/ECDSA, RSA, AES, and more for enhanced data security in applications like V2X communications. The eSi-Crypto suite is known for deploying sophisticated algorithms that ensure efficient and secure data processing. These include advanced features like support for algorithms such as ChaCha20 and Poly1305, recognized for their high-security margins and efficient computational profiles. The suite's architecture suits networking applications demanding robust encryption and quick processing due to its compatibility with various chip architectures. Leveraging modern cryptographic standards, eSi-Crypto plays a crucial role in defending against quantum computer threats. Its range of supported features signifies its versatility, catering to a wide spectrum of secure communications and transactions. EnSilica’s cryptographic IP is not only secure but also seamlessly integrates with multiple systems thanks to its customizable design framework and support for AMBA APB/AHB or AXI bus interfaces.
Securyzr iSSP is designed as a comprehensive security management platform, serving as the backbone for protecting embedded devices throughout their lifecycle. The integrated Security Services Platform facilitates a seamless deployment and management experience for users seeking robust security solutions. One of its main components is the Securyzr iSE neo, which functions as the root of trust within the device, offering secure boot processes and key isolation. The platform also incorporates a host software framework that ensures protected communication between the device's secure element, the host chip, and external servers. By integrating these layers, the Securyzr iSSP delivers an end-to-end security service, addressing critical needs such as firmware updates, security monitoring, and comprehensive device identity management. This secure communication backbone is pivotal in safeguarding all transactions across the network infrastructure. Leveraging its status as a PQC (Post-Quantum Cryptography) ready solution, the iSSP anticipates future security needs by integrating advanced cryptographic techniques. This commitment to evolving security practices ensures that users of Securyzr iSSP are equipped to combat both present and future vulnerabilities, keeping their systems ahead in the cybersecurity landscape.
The HOTLink II IP Core provides a comprehensive, layer 2 hardware solution for implementing the HSI communication protocol. Integrated with an intuitive frame interface, it simplifies deployment and supports a range of operational modes, including full-rate, half-rate, and quarter-rate settings, in line with industry standards. This IP core is purpose-built to facilitate high-speed data links while ensuring adherence to communication standards used in military applications, such as the F-18 aircraft. Its robust and scalable architecture guarantees that it can handle high-bitrate environments, ensuring reliable and synchronized data exchange. Its design facilitates quick integration into existing processor and FPGA-based systems. The core's adaptability makes it suitable for complex systems requiring real-time data transactions, reinforcing its utility in high-demand environments like avionics and secure communications.
The AES Core offers robust cryptographic solutions for secure communication in digital systems. This core implements the Advanced Encryption Standard (AES) algorithm, ensuring high levels of security for data transmission and storage. It is designed to be easily integrated into a variety of systems, providing advanced encryption capabilities while maintaining optimal performance levels.
The L5-Direct GNSS Receiver by oneNav is a revolutionary component designed to enhance navigation precision and resilience against signal interference. This receiver focuses solely on the L5 band, avoiding the limitations tied to the legacy L1 signals typically affected by interference and offering a modern alternative to satellite navigation. With its unique technology, it maintains accurate location tracking even in deep urban areas or locations with high signal disruption risks. Equipped with oneNav's proprietary Application Specific Array Processor (ASAP), the receiver efficiently acquires L5 signals, ensuring consistent performance without sacrificing sensitivity or reaction time. Emphasizing independence from the L1 signal, it utilizes a single RF chain design to simplify antenna placement and minimize overall system complexity and size, making it highly suitable for compact devices like wearables and IoT systems. The receiver also boasts compatibility with various satellite constellations including GPS, Galileo, QZSS, and BeiDou, providing comprehensive global coverage. Its design incorporates machine learning technologies to counteract multipath errors, enhancing accuracy in urban environments. Its low power requirements make it an excellent choice for applications demanding long battery life, such as asset tracking and remote monitoring.
The i.MX RT700 Crossover MCU is designed to bridge the needs between high-performance processors and microcontrollers, offering a versatile solution for modern embedded systems. It combines powerful processing cores and extensive memory resources, making it an excellent choice for edge applications requiring AI capabilities and real-time data processing. With five computing cores, this MCU provides the computational power needed to drive sophisticated algorithms and machine learning applications directly at the edge. This MCU focuses on low-power operations, making it ideal for battery-powered applications requiring extended operational times without sacrificing performance. Its comprehensive support for security features ensures data protection and device integrity, which is critical for IoT applications where data privacy is tantamount. The i.MX RT700 is adept at handling multimedia processing, thus expanding its utility in applications ranging from smart home devices to industrial controls. The flexibility of the i.MX RT700 is further underscored by its compatibility with a wide array of connectivity and interface options, facilitating easy integration into various systems. Whether developing smart appliances or deploying in an industrial setting, this crossover MCU offers a blend of performance, power efficiency, and connectivity to meet diverse application demands.
The Secure Protocol Engines offer high-performance IP modules focused on efficient network and security processing. These engines are critical for applications requiring strict adherence to security protocols while managing data flow in a secure manner. By offloading the processing burden from host processors, these engines optimize throughput and maintain secure data transmission across various digital communication infrastructures. These engines support a wide array of protocols and are designed to integrate seamlessly into System-on-Chip environments, whether using FPGA or ASIC implementations. Their architecture prioritizes speed, security, and reliability—key components needed to meet the demanding standards of modern communications networks. By employing advanced cryptographic routines and stringent protocol compliance measures, Secure Protocol Engines facilitate secure interactions between network components. This enables businesses to enhance their security posture without compromising on performance, providing a resilient solution that scales with evolving network demands.
The Securyzr Key Management System is crafted to systematically handle cryptographic keys throughout their lifecycle within secure environments. Ensuring the security of keys involves rigorous management practices, from their generation and storage to distribution and eventual destruction. This management system employs robust protocols to maintain the confidentiality, integrity, and availability of cryptographic keys, vital for securing communications and data access. By automating key lifecycle events, the system reduces the risk of human error while ensuring strict adherence to security policies and standards. Offering a mixture of flexibility and high-level security assurance, the Securyzr Key Management System is ideal for integration into various organizational infrastructures, from enterprise applications to government operations, where secure key management is paramount.
The Individual IP Core Modules offer a suite of cryptographic solutions that adhere to the latest NIST PQC standards. Included algorithms like Dilithium, Kyber, and XMSS/SPHINCS+ provide robust security foundations. These modules are built for diverse use cases, delivering secure data processing and transmission while featuring AES encryption modes and secure random number generation. Perfect for developers seeking comprehensive, modular cryptographic elements for integration into larger systems.
The JPEG-LS Encoder offers a sophisticated solution for lossless image compression, particularly aimed at FPGA implementations. Conforming to JPEG-LS standards (ISO/IEC 14495-1 and ITU-T Rec. T.87), this encoder outperforms traditional JPEG-2000 in numerous lossless scenarios, significantly reducing resource consumption and eliminating the need for external memory. With an encoding latency of less than one line, it efficiently processes images with an 8 to 16-bit depth. This IP core excels in scenarios requiring minimal resource use while offering superior compression results. It accommodates various input options, including pixel and data FIFO input/output and an Avalon Streaming interface with back-pressure The encoder's flexibility extends to pixel-level data processing at one pixel per clock cycle, with configurable output data word width and adaptability to significant image sizes, including ultra-high definition. Its streamlined, low-latency architecture is tailored for applications requiring optimal lossless image compression with robust FPGA performance.
The AES standard modes core is designed for secure encryption applications, adhering to the Advanced Encryption Standard (AES). It offers reliable and efficient encryption capabilities essential for safeguarding sensitive data across various platforms. Developed with a robust architecture, this core ensures optimal performance in both resource-constrained and high-throughput environments. The core supports multiple AES modes including ECB, CBC, CFB, OFB, and CTR, making it versatile for different encryption needs. It provides high security and flexibility, essential for applications such as telecommunications, storage, and secure communication networks. By incorporating this core into their systems, users can meet stringent security standards while enjoying ease of integration and minimal resource consumption.
The AES-GCM core is developed for authenticated encryption, delivering enhanced data protection through a combination of encryption and integrity assurance. AES-GCM (Galois/Counter Mode) is a mode of operation for AES that offers authenticated encryption, which is crucial for secure communications requiring both confidentiality and authenticity. This core is designed for high-performance environments, ensuring minimal latency while maximizing throughput. It is suitable for a variety of applications including secure network communications, storage encryption, and high-speed data transfer systems. With its integrated authentication mechanisms, the AES-GCM core protects data against unauthorized modifications and ensures secure, tamper-proof communication channels, making it indispensable for industries like financial services, telecommunications, and cloud computing where data integrity and confidentiality are paramount.
The FPGA Lock Core is an innovative FPGA solution designed to secure FPGAs and hardware against unauthorized access and counterfeiting, leveraging a Microchip ATSHA204A crypto authentication IC. It reads a unique ID, generates a 256-bit challenge, and uses secure hashing to verify the hardware's authenticity, ensuring hardware integrity in sensitive applications like military and medical fields. This solution allows hardware protection against IP theft by enforcing authentication and disables FPGA functionality if unauthorized access is detected. The core utilizes minimal logic resources and one FPGA pin, communicating through a bidirectional open drain link. The clarity of this system is enhanced by providing the core in VHDL, allowing users to thoroughly understand its functionality, supported by example designs on Cyclone10 and Artix 7 boards, catering to both Intel and Xilinx FPGA platforms. Complementing this security measure is the Key Writer Core, which allows programming of custom secret keys into the ATSHA204A in situ on assembled boards, ensuring a seamless integration with the FPGA Lock system. Available for various FPGA platforms, the Efinix version, distributed with TRS Star, expands its applicability, with webinars and user guides offering in-depth implementation insights.
Post-Quantum Cryptography IP represents a forward-looking approach to cryptographic security, designed to protect against the potential threats posed by quantum computing. This IP incorporates novel algorithms developed to withstand the unique challenges introduced by quantum computational capabilities. This suite of cryptographic solutions is engineered to be resilient against the theoretical potential of quantum computers breaking conventional cryptographic systems. Incorporating these technologies into existing systems ensures that sensitive data is secured even as computation power and methodologies evolve. The Post-Quantum Cryptography IP is indispensable for users seeking future-proof security architectures, providing an assurance that their cryptographic functions will remain secure against the quantum threats of tomorrow.
The QUIC Protocol Core is engineered to offer secure and efficient communication by supporting the Quick UDP Internet Connections (QUIC) protocol optimized with TLS 1.3 security. This core provides full hardware encryption and decryption along with efficient packet handling that offloads CPU tasks. It's specially designed for applications demanding high-speed, secure connections such as data centers and cloud computing.
PUFcc is a versatile Crypto Coprocessor built on PUFsecurity's Hardware Root of Trust technology. It merges key generation, storage, and a comprehensive suite of cryptographic algorithms into a single, easily deployable IP block. This integration simplifies the development of secure systems, providing features like Secure Boot, TLS, OTA, and robust key management. The IP supports a range of cryptographic functions certified under NIST CAVP and OSCCA, tailored for flexible security applications across IoT devices and beyond. It is engineered to achieve seamless integration with SoC designs, using standard interfaces such as AXI and APB for efficient memory access. The PUFcc also promotes extended security boundaries that include external flash components, enhancing the protection spectrum across entire systems. With its feature-packed architecture, PUFcc proves critical in tackling the security demands of interconnected devices. By embedding hardware-level defense mechanisms, PUFcc positions itself as a cornerstone for developing resilient devices in an era characterized by sophisticated cyber threats. Its built-in protections against cloning and other forms of unauthorized exploitation make it indispensable in fortifying the security of next-generation electronic products.
NeoPUF technology harnesses the unpredictability and uniqueness of physical variations formed during chip manufacturing to create a highly secure root of trust. This technology is crucial in providing secure keys and authentication for applications needing strong security frameworks, such as IoT and mobile communications. NeoPUF's ability to generate cryptographic keys without storing them aims to protect data from unauthorized access and cloning, making it highly valuable for devices requiring elevated security standards.
The QDID PUF provides a unique identity based directly on quantum effects observed in standard CMOS processes. These identities are inherently secure due to the randomness that originates from variations in device oxide thickness and defect distribution. By leveraging such inherent unpredictability, QDID PUFs form a robust basis for hardware root-of-trust. This IP simplifies secure provisioning by avoiding traditional factory-based key injections, thereby reducing reliance on external secure manufacturing processes. QDID PUFs also ensure that identities are not stored in memory, instead being generated dynamically. This characteristic defends against side-channel attacks exploiting memory vulnerabilities. Additionally, the high entropy of the quantum effects they harness offers robust resistance to machine learning-based entropy source attacks, generating customizable security seeds up to 256 bits. Boosting its security, the QDID PUF integrates strategic countermeasures against side-channel attacks and has been certified to comply with stringent standards like PSA Level 2 and CC EAL4+. It supports wide-ranging environmental conditions and boasts extensive process node compatibility with major fabrication technologies. Typically used for key generation and device authentication, it represents the vanguard of cryptographic consistency for post-quantum applications.
The Customizable Cryptography Accelerator is designed to adapt to specific client needs, offering a broad spectrum of configurability. It integrates seamlessly with all NIST PQC standards, including Dilithium and Kyber, while allowing the extension of additional algorithms, even custom ones. This accelerator ensures robust processing with adjustable performance and size, delivering resilience against differential power analysis (DPA), timing, and side-channel attacks. Compatible with AXI4, the solution emphasizes versatility and security, making it an ideal choice for organizations seeking tailored cryptographic solutions.
FortiPKA-RISC-V is a robust Public Key Algorithm coprocessor crafted to enhance security through its modular multiplication capabilities. Protected against side-channel and fault injection attacks, this coprocessor eliminates the common bottlenecks seen in modular arithmetic computations, such as Montgomery domain transformations. The design is highly efficient, streamlining key cryptographic operations to bolster performance while minimizing the silicon area. This results in a finely tuned balance of speed and security, making it an excellent choice for applications where both efficiency and protection are crucial. FortiPKA-RISC-V's reliability has been proven through rigorous testing, offering a formidable solution for secure environments. It is particularly beneficial for devices that need to manage complex cryptographic tasks securely, from financial systems to secure communications protocols, highlighting its role in maintaining data integrity on a global scale.
PUFhsm is a sophisticated Embedded Hardware Security Module designed for automotive chips and complex applications requiring high-level security compliance. It acts as an isolated security enclave, featuring a dedicated CPU, cryptographic engines, and multifunctional software modules. These components work collectively to deliver secure operations across various critical processes such as secure boot, secure updates, and lifecycle management. Complying with the EVITA-Full standard, PUFhsm provides unparalleled protection against advanced threats targeting automotive systems. The module’s architecture supports seamless integration with PUFrt, enhancing tamper resistance and secure key storage, while promoting a streamlined design process through standardized protocols. The flexibility and scalability of PUFhsm allow designers to address and meet rigorous security requirements efficiently, without detracting from system performance. Its comprehensive suite of features makes it an invaluable tool for developers aiming to optimize security in high-reliability domains, accelerating time-to-market for cutting-edge applications in automotive and beyond.
The ONNC Compiler is an innovative suite of C++ libraries and tools tailored to accelerate the development of compilers specifically for AI-on-Chip deployments. Designed to handle the intricate requirements of heterogeneous multicore system-on-chips, this compiler translates neural network frameworks into diverse machine instructions. It supports prominent deep learning frameworks such as PyTorch and TensorFlow, ensuring broad applicability across various AI system architectures. One of the ONNC Compiler's standout features is its ability to handle multiple backend modes, catering to different SoC configurations, including PCIe accelerators and smartphone processors. The compiler's design facilitates the efficient use of multiple view address maps, allowing for optimal memory allocation and bus utilization in fragmented memory spaces. This approach ensures a significant reduction in RAM demand, offering performance enhancements and resource savings in complex AI systems. Furthermore, the ONNC Compiler excels in co-optimizing hardware and software interactions, eliminating bottlenecks related to data transfers between storage and processing units. Through strategies like software pipelining and intelligent DMA allocation, it maximizes system throughput and efficiency, positioning itself as a crucial asset in the AI development toolkit.
The CANsec Controller Core is engineered to deliver secure data transmission for automotive and industrial environments. It implements the CAN in Automation (CiA) specification for secure communications, enhancing data protection on standard CAN networks. The controller core offers a flexible architecture that supports multiple CAN networks, providing mechanisms for secure key management and message encryption. This makes it ideal for applications that require high levels of security to protect against data interception and malicious attacks. With CANsec, systems benefit from both the reliability of traditional CAN communications and the enhanced security features that meet modern cybersecurity standards. This robust security feature set ensures the integrity and confidentiality of data transmissions across connected devices and infrastructure.
PhantomBlu represents Blu Wireless's advanced mmWave solution tailored for military and defense applications. It is engineered to deliver secure, high-performance tactical communications in diverse and challenging environments. The system's low-SWAP (size, weight, and power) design is versatile, featuring configurations capable of acting as both PCP (hub) and STA (client), thereby ensuring reliable communication in dynamic and fast-moving scenarios. PhantomBlu operates without the need for traditional fiber optics or wired networks, leveraging available mmWave spectrum to facilitate seamless interoperability across legacy and new defense systems. This flexibility makes it an essential asset in modern warfare, providing data-rich, mission-critical connectivity that adapts swiftly to operational requirements. PhantomBlu's design supports stealthy, gigabit-speed communications crucial for mission efficacy and situational awareness. Emphasizing ease of integration and deployment, PhantomBlu contributes to transforming tactical communication landscapes by improving throughput and reducing latency. Its robust architecture ensures optimal performance even under demanding conditions, catering to the defense sector's growing reliance on rapid data exchange and real-time information sharing.
The AES Crypto core by Dillon Engineering offers robust encryption and decryption capabilities consistent with the Federal Information Processing Standard (FIPS) 197. Developed using the ParaCore Architect™ utility, this IP core can be precisely tailored to meet diverse throughput, size, and performance needs, making it an ideal solution for modern cybersecurity applications. With data throughput capabilities up to 12.8 Gb/s, this core supports several encryption modes, including ECB, CBC, CFB, OFB, and CTR. Its high adaptability allows dynamic key changes without incursions in throughput, making it flexible for various encryption tasks. The core is fully compliant with NIST standards and can function in both standalone and integrated encryption/decryption modes. This AES Crypto core, available in generic HDL or targeted EDIF formats, is easily integrable into different design architectures, whether for FPGA or ASIC environments. It is suited for applications demanding robust security measures, providing dependable encryption performance across a plethora of processing needs.
This product enhances the standard AES Core by incorporating fault-resistant features, making it resilient to potential threats and system errors. It ensures the continuous secure operation of the encryption process even in the presence of hardware faults or soft errors. This core is ideal for applications where data integrity and security cannot be compromised, such as defense and financial systems.
FortiCrypt stands as a cornerstone in FortifyIQ's portfolio, offering cutting-edge protection solutions for cryptographic integrity. This product is intricately designed to withstand both side-channel and fault injection attacks, vital for secure deployments across various tech environments. Utilizing advanced distributed pipeline architecture, the ultra-high bandwidth core delivers performance in the range of hundreds of Gbps, making it ideal for applications demanding intense data throughput without compromising security. The IP core’s innovative structure ensures minimal impact on latency, allowing real-time secure processing that parallels unsecured implementations in speed. Through sophisticated masking techniques, FortiCrypt maintains operational efficiency while safeguarding sensitive cryptographic information. Its compatibility extends across multiple hardware platforms, affirming its adaptability to diverse industrial needs. FortiCrypt's implementation is a testament to FortifyIQ's commitment to high-security standards that do not succumb to traditional overhead constraints. These attributes bolster its application in fields such as financial encryption systems, secure communication networks, and other critical sectors that demand heightened data protection.
Suite-Q HW is a comprehensive system-on-chip design featuring a suite of standardized cryptographic protocols essential for secure communication. Built for both high-end servers and low-end embedded systems, Suite-Q HW incorporates a unique hardware accelerator that performs efficient symmetric and asymmetric cryptographic operations. This system targets the diverse processing demands of different hardware environments, with distinct configurations based on processor core selection, connectivity options, and clock frequency adjustments. The Suite-Q HW solution integrates several cryptographic standards, including classical public-key cryptography like ECDSA and post-quantum cryptography methods such as isogeny-based and lattice-based cryptography. It ensures enhanced execution efficiency by offloading compute-intensive tasks, featuring a True Random Number Generator (TRNG) compliant with NIST standards, along with classical algorithms like AES and SHA, and emerging post-quantum schemes. Its capability for CPU offload alongside optional Differential Power Analysis (DPA) countermeasures makes it a flexible choice for a range of applications. Designed for ease of integration across SoC and FPGA architectures, Suite-Q HW brings substantial power savings and validated security measures. With built-in testbenches and known-answer test vectors, developers are equipped with essential tools for verification and synthesis. These features combined position Suite-Q HW as an ideal scalable architecture ready to meet the performance and security demands of both current encryption standards and future quantum-safe protocols.
The SHA-3 Crypto Engine is a hardware accelerator dedicated to cryptographic hashing operations. Offering high throughput and area efficiency, it adheres strictly to the NIST FIPS 202 standard. This engine supports the full range of SHA-3 hash functions and extendable output functions (XOFs) like SHAKE-128 and SHAKE-256. Its robust design ensures protection against timing-based side channel attacks, making it ideal for secure communications, e-commerce, blockchain, and data storage applications. Completely verified and built for integration, it supports single clock domain operations. Beyond its compliance and security features, the SHA-3 Crypto Engine is optimized for both FPGA and ASIC implementations. It leverages synchronous designs and integrates smoothly with systems via the AMBA AXI4-Stream interface. The engine’s resource efficiency paired with its performance capabilities make it a reliable choice for any application demanding rigorous data integrity and authentication processes. Extensive documentation and support services are available, enhancing the ease of adoption and scale-up within various industrial settings. The versatility of this engine is underscored by its approved applications in Message Authentication Codes (MAC), IPsec and IKE protocol engines, secure boot operations, and more. With a streamlined deployment process and comprehensive support, the SHA-3 Crypto Engine is equipped to handle the complex security needs of modern digital applications.
CoMira Solutions offers a Media Access Control Security (MACSec) solution adhering to IEEE standards aimed at safeguarding communication within 802.1 LAN environments. MACSec ensures data confidentiality and integrity, preventing unauthorized access and disruptions. It employs advanced encryption standards and supports flexible traffic management through various port configurations. The MACSec IP's time-division multiplexed architecture aligns seamlessly with CoMira's UMAC, ensuring synchronous operation despite differing link speeds. This implementation includes FIPS-compliant encryption methods such as GCM-AES-128 and GCM-AES-256, supporting robust security needs. Furthermore, CoMira's MACSec supports multiple secure channels and security associations per port, adding layers of protection to client systems. The configurability of Secure Channels and the ability to strip security tags enhances its adaptability in varied networking scenarios, reflecting CoMira's commitment to delivering tailor-fit security solutions.
The Keccak Hash Engine stands out as a versatile cryptographic function, widely acknowledged for its robust hashing capabilities. It goes beyond traditional hashing, facilitating applications in authentication, encryption, and pseudo-random number generation, making it a central component for secure communications and data integrity. The engine employs the innovative sponge construction and Keccak-f cryptographic permutation, which ensures easy adaptability to different security levels and output lengths. This engine's flexibility is underscored by its compliance with high standards like NIST FIPS 202 and 3GPP TS 35.231. It operates within a single clock domain, guaranteeing coherence and simplicity within cryptographic operations. The Keccak Hash Engine has been rigorously analyzed for security, standing resilient through thorough public and third-party cryptanalysis. Designed with a focus on seamless integration, the Keccak Hash Engine is crafted to reduce complexity in deployment and use. Its adaptable nature allows for broad customization, making it suitable for various applications requiring advanced cryptographic functions. The provided deliverables, including System Verilog RTL source code, testbenches, and licensing options, further simplify the integration process into existing systems.
Comcores' MACsec solution addresses the needs for secure communication on Ethernet links by implementing the IEEE 802.1AE standard for MAC Security. It provides comprehensive protection against eavesdropping and manipulation, making it suitable for applications demanding high security over public and private networks. Built to support various data rates, the MACsec IP core integrates robust cryptographic suites like AES-GCM to encrypt and authenticate network traffic. Its deployment ensures data confidentiality and integrity, fostering a secure environment for transmitting sensitive information such as in military communication systems and data centers.
The Synopsys Security Protocol Accelerators are essential in upholding the integrity, confidentiality, and authenticity of data within electronic systems. Designed to accelerate cryptographic operations, this IP supports a range of security protocols essential for modern secure communications, including IPsec, TLS, WiFi, and more. These accelerators are configured to handle high-throughput cryptographic workloads efficiently, ensuring minimal performance degradation even in heavily loaded systems. They provide a versatile approach to implementing industry-standard security measures, catering to sectors requiring rigorous security standards. Recognized for their integration ease and reliability, the Security Protocol Accelerators deliver enhanced security features without compromising system speed. Synopsys offers extensive support and documentation, enabling developers to deploy high-strength security protocols with confidence, significantly bolstering the resilience of networks and individual systems against threats.
Rambus's Root of Trust is a security-centric solution designed to protect system-on-chip (SoC) hardware and data integrity. It establishes a foundational layer of security within devices, ensuring that data remains safeguarded from unauthorized access and tampering. This solution is equipped with advanced features such as programmable secure co-processors and quantum-safe cryptography options, catering to the security needs of both government and commercial sectors. The Root of Trust architecture provides comprehensive protection by integrating hardware-level security measures, which can handle cryptographic operations with high reliability and efficiency. It is particularly crucial in applications where data integrity and confidentiality are paramount, such as in defense systems and financial services. Moreover, this solution by Rambus addresses compliance with global security standards, offering FIPS 140 CMVP and ISO 26262 to assure clients of its capability in high-stakes environments. Through this robust defense mechanism, organizations can mitigate risks associated with cyber threats, ensuring their systems are resilient against the evolving landscape of digital attacks.
The Stellar Packet Classification Platform is a sophisticated technology crafted to handle complex data environments where rapid data packet classification is required. It is capable of managing ultra-high search performances by leveraging extensive rule-based lookups, suitable for Access Control List (ACL) and Longest Prefix Match (LPM) scenarios. The platform processes hundreds of millions of lookups per second, which is vital for maintaining seamless operations in high-speed networks.\n\nStellar's capacity to handle data flows ranging from 25Gbps to over 1Tbps, with support for millions of complex rules and keys up to 480 bits long, marks it as a robust solution for diverse applications. It offers live updates and a seamless integration experience for IPV4/6 address lookups, network routing, and anti-DDos operations, ensuring that it meets the stringent demands of modern network security and communication tasks.\n\nProfessional network environments benefit immensely from Stellar's capabilities, enabling high reliability and performance for tasks such as user plane function (UPF) and border network gateway (BNG) offloads in 5G networks. Its ability to support the rapid adaptation and deployment of network firewalls and DDoS prevention systems places it at the helm of network security infrastructure solutions.
Rambus has developed Quantum Safe Cryptography solutions to secure data against the emerging threat of quantum computing. As future quantum computers are anticipated to break traditional encryption methods, these cryptographic solutions use algorithms chosen by NIST to safeguard information effectively against such vulnerabilities. These solutions offer a vital preparedness for industries reliant on highly secure data, such as financial and governmental sectors, by ensuring future-resistant encryption. This line of solutions includes the Quantum Safe Root of Trust, enabling secure data handling even in advanced technological landscapes. The cryptographic protections are built with an emphasis on maintaining high levels of throughput and minimal latency in operations, ensuring seamless integration with existing IT infrastructures. The Quantum Safe Cryptography from Rambus is not just about protection but also about ensuring sustainable security practices that adapt over time to technological advances. This strategic foresight places companies using these solutions at the cutting edge of cybersecurity readiness, ready to face the challenges posed by the progression of quantum technologies.
The Geon Secure Execution Processor is a sophisticated solution built upon the proven capabilities of the BA22 processor, achieving 1.79 DMIPS/MHz while reaching frequencies exceeding 450 MHz in 65 nm technology. This processor is engineered to isolate cryptographic operations, safeguarding sensitive data through robust hardware mechanisms. Suitable for a wide range of security applications, this processor demonstrates system-level verification, ensuring reliability in diverse deployment scenarios. The Geon Secure Execution Processor is a cornerstone for secure SoC designs, facilitating cryptographically isolated environments that shield critical operations from unauthorized access.
Side-channel Attack Resistance is a priority within FortifyIQ's product line, addressing critical vulnerabilities in cryptographic systems. This offering equips embedded systems with the necessary defenses against side-channel threats, using signal processing techniques to obfuscate exploitable patterns. The approach involves algorithms that shape the power profiles of the devices, rendering them less susceptible to attack. This promotes the integrity of cryptographic keys, preventing unauthorized access and data leaks. Side-channel Attack Resistance products are essential in environments where security is paramount, such as military, governmental, and high-security commercial applications. FortifyIQ's solutions in this domain are noted for their scalability and performance, ensuring that security doesn't come at the cost of increased latency or resource drain. The versatility of these products allows for seamless incorporation into existing systems, enhancing overall security posture without extensive re-engineering efforts.
CrossBar’s ReRAM Secure Keys introduce a robust method for secure cryptographic key storage within electronic systems. Designed to combat the rising tide of digital threats, this technology uses Physical Unclonable Function (PUF) technology to create cryptographic keys that act as digital fingerprints for devices, providing enhanced security against counterfeiting and unauthorized access. This PUF-based technology addresses the shortcomings of traditional SRAM PUF by offering superior randomness, bit error rate reduction, and heightened resistance to tampering and side-channel attacks. CrossBar's ReRAM technology ensures that these keys maintain their integrity even under various environmental influences, such as voltage and temperature fluctuations. ReRAM Secure Keys are vital for industries where security and authentication are paramount, including automotive, medical, IoT, and data centers. By integrating these keys directly into hardware, CrossBar provides a strong root of trust that is essential for secure operations in complex and distributed networks. The robust security features paired with the flexibility of ReRAM technology mark a significant advancement in secure digital technology.
FortiMac is a specialized core developed to defend against side-channel and fault injection attacks, specifically optimized for cryptographic operations such as HMAC SHA2. It boasts advanced DPA and FIA resistance and is engineered for rapid integration into diverse systems requiring robust protection. This core achieves exceptional security metrics through algorithmically-enhanced methods that mitigate common attack vectors while maintaining low power consumption, ideal for energy-sensitive applications. FortiMac presents a balance between high protection and minimal resource usage, underscoring its utility in portable devices and other contexts with limited power availability. Adaptable and consistently reliable, FortiMac has been validated through both analytical and empirical testing, ensuring its effectiveness in safeguarding cryptographic processes. This makes it particularly well-suited for industries such as banking, telecommunications, and any sector where data integrity is paramount.
The Low Power Security Engine offers a compact and power-efficient solution for securing computation in embedded devices. It is designed for applications where security, low energy consumption, and small area availability are primary considerations. Supporting essential cryptographic protocols like ECDHE and ECDSA, alongside accelerations for ECC, SHA, AES, and TRNG operations, this security engine enhances the security infrastructure for IoT devices. This security engine provides robust resistance against timing and side-channel attacks, ensuring the protection of sensitive data within IoT ecosystems. The engine’s compact nature allows it to be integrated seamlessly into diverse SoCs for smart sensors and secure RFID, highlighting its versatility and reliability in enhancing security without compromising on performance. With a full AMBA interface and comprehensive support for integration, the Low Power Security Engine equips developers with a vital tool to deploy secure, next-gen IoT devices. Its hardware acceleration capabilities and verification environment makes it a preferred choice for developers focusing on creating secure, efficient, and reliable IoT solutions.
The SHA-3 Secure Hash Function Core provides a comprehensive set of cryptographic hashing options compliant with FIPS 180-4 and FIPS 202 standards, delivering up to 48 Mbit/s per MHz and utilizing as few as 28 K gates. This core supports all standard hash functions like SHA3-224, SHA3-256, SHA3-384, and SHA3-512, along with extendable output functions SHAKE-128 and SHAKE-256. Designed for efficiency and broad applicability, the SHA-3 core suits applications ranging from general data integrity checks to sophisticated cryptographic systems requiring robust data hashing. Its architecture ensures the confidentiality and integrity of data across numerous digital environments.
The KiviPQC-KEM IP Core is a state-of-the-art cryptographic engine, designed to be quantum-safe while maintaining cost and resource efficiency. It implements the post-quantum ML-KEM algorithm, standardized by NIST, which protects against quantum computer attacks by securely establishing shared secret keys over public channels. This IP core is not only robust in design but also provides hardware acceleration for the demanding computational operations involved in key encapsulation, making it a vital component of future-proof cryptographic infrastructures. This engine features comprehensive capabilities that support key generation, encapsulation, and decapsulation operations for all ML-KEM variants. Its highly optimized architecture allows for minimal logic utilization, ensuring lower purchasing and operational costs while delivering high performance. The standalone engine provides seamless integration for ASIC and FPGA-based systems, making it adaptable for diverse applications in public key infrastructures and secure transactional systems. The KiviPQC-KEM's protected architecture shields it from timing-based side channel attacks, offering peace of mind alongside its flexible deployment capabilities. Users benefit from extensive support materials, including System Verilog RTL source code and testbenches, making the KiviPQC-KEM a comprehensive solution for organizations aiming to bolster their cybersecurity strategies in the post-quantum era.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!