All IPs > Memory & Logic Library
The Memory & Logic Library category in our semiconductor IP catalog offers a comprehensive range of intellectual property that is essential for creating efficient and high-performance semiconductor solutions. This category is pivotal for designers who require reliable and optimized components to be integrated into a wide array of electronic products.
Key offerings within this category include Embedded Memories, I/O Libraries, and Standard Cells, each playing a critical role in the functionality of integrated circuits (ICs). Embedded Memories are vital for storing data within semiconductor chips, ranging from simple storage solutions to complex memory architectures that support high-speed operations. These are used in everything from microcontrollers for consumer electronics to high-end processors for enterprise-grade applications.
I/O Libraries, on the other hand, provide the necessary interface between the semiconductor device and the outside world. They encompass a wide variety of input/output configurations and technologies, ensuring efficient communication and data transfer is maintained across the chip's interfaces.
Finally, Standard Cells form the building blocks of digital circuits. They provide pre-designed, pre-verified logic functions that simplify the design process, increase reliability, and reduce time to market. Standard cells are integral in the design of ASICs (Application-Specific Integrated Circuits) and other custom logic devices. Our Memory & Logic Library category thus enables semiconductor engineers to access a diverse set of IPs crucial for modern electronics design and innovation.
The NVMe Host Controller from iWave Global offers an advanced solution for managing NVMe drive interfaces in computing systems. This controller is designed to facilitate the high-speed data exchange that NVMe drives demand, streamlining operations across data-centric applications. Engineered for scalability and performance, the NVMe Host Controller supports high data throughput, ensuring quick access and transfer of data between storage devices and host systems. Its design caters to the demands of modern computational environments where rapid data retrieval and storage are critical. The controller is integral in systems requiring high-performance storage solutions, and its support for multiple interfaces underscores its adaptability and broad applicability in data-intensive industries such as enterprise storage and high-performance computing.
The A25 processor model is a versatile CPU suitable for a variety of embedded applications. With its 5-stage pipeline and 32/64-bit architecture, it delivers high performance even with a low gate count, which translates to efficiency in power-sensitive environments. The A25 is equipped with Andes Custom Extensions that enable tailored instruction sets for specific application accelerations. Supporting robust high-frequency operations, this model shines in its ability to manage data prefetching and cache coherence in multicore setups, making it adept at handling complex processing tasks within constrained spaces.
xcore.ai is XMOS Semiconductor's innovative programmable chip designed for advanced AI, DSP, and I/O applications. It enables developers to create highly efficient systems without the complexity typical of multi-chip solutions, offering capabilities that integrate AI inference, DSP tasks, and I/O control seamlessly. The chip architecture boasts parallel processing and ultra-low latency, making it ideal for demanding tasks in robotics, automotive systems, and smart consumer devices. It provides the toolset to deploy complex algorithms efficiently while maintaining robust real-time performance. With xcore.ai, system designers can leverage a flexible platform that supports the rapid prototyping and development of intelligent applications. Its performance allows for seamless execution of tasks such as voice recognition and processing, industrial automation, and sensor data integration. The adaptable nature of xcore.ai makes it a versatile solution for managing various inputs and outputs simultaneously, while maintaining high levels of precision and reliability. In automotive and industrial applications, xcore.ai supports real-time control and monitoring tasks, contributing to smarter, safer systems. For consumer electronics, it enhances user experience by enabling responsive voice interfaces and high-definition audio processing. The chip's architecture reduces the need for exterior components, thus simplifying design and reducing overall costs, paving the way for innovative solutions where technology meets efficiency and scalability.
CrossBar's ReRAM Memory is designed to redefine data storage with its high-density and energy-efficient characteristics. The memory solution can achieve terabyte-scale storage on-chip, significantly surpassing traditional flash memory solutions in both speed and power consumption. Offered in a 3D cross-point architecture, it is capable of providing high performance with minimal layout overhead. Engineered for next-generation applications, this ReRAM technology boasts a performance edge with 20ns read times and 12µs write capabilities, eliminating the usual erase latency. It is significantly faster than traditional NAND flash with its lightning-fast read and write speeds, making it suitable for real-time processing required by cutting-edge applications such as AI and IoT. Security is a key feature, offering tamper-resistant provisions for cryptographic key storage ensuring robust protection against data breaches. The memory solution leverages advanced technology to deliver energy savings of up to 5x compared to eFlash, and up to 40x when compared to BLE, positioning it as an ideal choice for mobile and low-power applications.
The Ncore Cache Coherent Interconnect is designed to tackle the complexities inherent in multicore SoC environments. By maintaining coherence across heterogeneous cores, it enables efficient data sharing and optimizes cache use. This in turn enhances the throughput of the system, ensuring reliable performance with reduced latency. The architecture supports a wide range of cores, making it a versatile option for many applications in high-performance computing. With Ncore, designers can address the challenges of maintaining data consistency across different processor cores without incurring significant power or performance penalties. The interconnect's capability to handle multicore scenarios means it is perfectly suited for advanced computing solutions where data integrity and speed are paramount. Additionally, its configuration options allow customization to meet specific project needs, maintaining flexibility in design applications. Its efficiency in multi-threading environments, coupled with robust data handling, marks it as a crucial component in designing state-of-the-art SoCs. By supporting high data throughput, Ncore keeps pace with the demands of modern processing needs, ensuring seamless integration and operation across a variety of sectors.
Dolphin Technology provides an extensive range of standard cell libraries that are critical for any SoC design project. These libraries include over 5,000 fully customizable cells, each precisely crafted to optimize speed, power, density, and routability. The standard cells are verified in silicon and designed for use across various process technologies, making them an ideal choice for a wide range of applications. The standard cell libraries support various process nodes such as 6-track, 7-track, and up to 14-track configurations, suitable for everything from high-performance to ultra-high density applications. Dolphin Technology’s standard cell IP offerings include Multi-VT (SVT, HVT, LVT) and multi-channel options, enabling flexibility in design to accommodate the specific needs of semiconductor projects. These cell libraries are tailored to support high-performance computing, provide efficiency in wafer yield, and ensure optimal SoC pricing. This high degree of customization, coupled with a focus on power and density, offers excellent options for semiconductor professionals aiming to create high-performance designs efficiently and cost-effectively.
Toggle MRAM technology represents one of Everspin’s pioneering contributions to memory storage. This innovative system is engineered to deliver consistent performance with non-volatile memory capabilities, enabling persistent data retention without reliance on power. Toggle MRAM functions by storing data through magnetic states, ensuring remarkable data integrity and endurance even under strenuous conditions. Emphasizing simplicity and efficiency, the Toggle MRAM occupies a prominent space in applications requiring rapid read and write cycles. It excels in environments where durability is crucial, as it provides an unmatched lifecycle with enduring data storage capabilities. This technology proves particularly beneficial for mission-critical applications where data loss is not an option. Everspin’s Toggle MRAM is designed to seamlessly integrate with various systems, offering compatibility and flexibility to a broad range of industries, including aerospace and automotive. Its unique attributes such as fast access times and prolonged endurance make it a preferred choice for systems that require robust data logging and secure data holding capabilities.
The ReRAM IP Cores for Embedded Non-Volatile Memory are crafted to seamlessly integrate into microcontrollers (MCUs) and systems on chips (SOCs), addressing the enduring need for efficient and scalable storage. These IP cores leverage CrossBar's signature 3D ReRAM technology to provide unparalleled performance in both speed and density, tailored specifically for embedded systems. Designed to offer superior integration capabilities, this ReRAM technology reduces traditional bottlenecks witnessed with embedded flash memory solutions. It allows for rapid data access and storage, making it a superior choice for applications requiring frequent read/write operations. By offering robust tamper-resistance for secure key storage, these IP cores also add an additional layer of security critical for modern embedded systems. They enable cost-effective scalability and flexibility for manufacturers looking to enhance their products with cutting-edge memory technology.
The Spiking Neural Processor T1 is an ultra-low power processor developed specifically for enhancing sensor capabilities at the edge. By leveraging advanced Spiking Neural Networks (SNNs), the T1 efficiently deciphers patterns in sensor data with minimal latency and power usage. This processor is especially beneficial in real-time applications, such as audio recognition, where it can discern speech from audio inputs with sub-millisecond latency and within a strict power budget, typically under 1mW. Its mixed-signal neuromorphic architecture ensures that pattern recognition functions can be continually executed without draining resources. In terms of processing capabilities, the T1 resembles a dedicated engine for sensor tasks, offering functionalities like signal conditioning, filtering, and classification independent of the main application processor. This means tasks traditionally handled by general-purpose processors can now be offloaded to the T1, conserving energy and enhancing performance in always-on scenarios. Such functionality is crucial for pervasive sensing tasks across a range of industries. With an architecture that balances power and performance impeccably, the T1 is prepared for diverse applications spanning from audio interfaces to the rapid deployment of radar-based touch-free interactions. Moreover, it supports presence detection systems, activity recognition in wearables, and on-device ECG processing, showcasing its versatility across various technological landscapes.
The General Purpose Accelerator (Aptos) from Ascenium stands out as a redefining force in the realm of CPU technology. It seeks to overcome the limitations of traditional CPUs by providing a solution that tackles both performance inefficiencies and high energy demands. Leveraging compiler-driven architecture, this accelerator introduces a novel approach by simplifying CPU operations, making it exceptionally suited for handling generic code. Notably, it offers compatibility with the LLVM compiler, ensuring a wide range of applications can be adapted seamlessly without rewrites. The Aptos excels in performance by embracing a highly parallel yet simplified CPU framework that significantly boosts efficiency, reportedly achieving up to four times the performance of cutting-edge CPUs. Such advancements cater not only to performance-oriented tasks but also substantially mitigate energy consumption, providing a dual benefit of cost efficiency and reduced environmental impact. This makes Aptos a valuable asset for data centers seeking to optimize their energy footprint while enhancing computational capabilities. Additionally, the Aptos architecture supports efficient code execution by resolving tasks predominantly at compile-time, allowing the processor to handle workloads more effectively. This allows standard high-level language software to run with improved efficiency across diverse computing environments, aligning with an overarching goal of greener computing. By maximizing operational efficiency and reducing carbon emissions, Aptos propels Ascenium into a leading position in the sustainable and high-performance computing sector.
EverOn is sureCore's revolutionary Single Port Ultra Low Voltage (ULV) SRAM, offering significant power reductions. Proven on the 40ULP BULK CMOS process, it provides up to 80% dynamic power savings and 75% static power reduction. This memory operates across an impressive voltage range, from 0.6V to 1.21V, allowing it to support applications demanding extreme energy efficiency. The ULV compiler accommodates memory capacities from 8Kbytes to 576Kbytes and sustains a wide operational voltage spectrum. Architecturally, EverOn supports dynamic voltage and frequency scaling, using a single supply rail to simplify integration. SMART-Assist technology ensures reliable operation even at retention voltages, with architectural innovations that enhance system flexibility. By supporting various power-down states and bank control options, EverOn allows designs to be tailored specifically to varying operational conditions, making it ideal for wearable technology and IoT products. With its groundbreaking power-saving features and robust operational profile, EverOn stands as an ideal choice for developers aiming to extend battery life without compromising SRAM performance.
TwinBit Gen-1 stands as a cutting-edge, logic-based non-volatile memory suitable for 180nm to 55nm process nodes. It prides itself on remarkable endurance, capable of performing over 10,000 programming cycles. This IP macro is designed for integration into CMOS logic processes without extra masking steps, easing the implementation in advanced technology nodes. The TwinBit Gen-1 series is well-adapted for a diverse range of applications, including IoT devices, microcontrollers, FPGAs, and ASICs with embedded NOR FLASH, offering memory sizes from 64 bits to 512K bits. It provides a high-density, small-area solution, which is particularly beneficial for applications requiring field-rewritable firmware or secure data storage. This memory technology ensures low-voltage and low-power operations, accommodating automotive industry standards through compliance with AEC-Q100. TwinBit Gen-1 includes built-in test circuits that allow for stress-free testing, ensuring reliability in diverse operating conditions. The technology also supports low-cost manufacturing and faster development turnaround times.
Dolphin Technology offers a comprehensive range of memory IP products, catering to diverse requirements in semiconductor design. These products include a variety of memory compilers, specialty memory, and robust memory test and repair solutions such as Memory BIST. Designed to meet the demands of contemporary low-power and high-density applications, these IPs are built to work across a broad spectrum of process technologies. Advanced power management features, like light and deep sleep modes and dual rails, enable these products to tackle even the toughest low-leakage challenges. What sets these products apart is their flexibility and adaptability, evident in the support for different memory types and process nodes. Dolphin Technology’s memory IPs benefit from seasoned design teams that have proven their mettle in silicon across several generations. Thus, these IPs are not only versatile but also reliable in serving a wide variety of industry needs for technology firms worldwide. Clients can expect memory solutions that are fine-tuned for both power efficiency and performance. Additional capabilities such as power gating cater to ultra-low power devices while achieving a high level of device integration and compatibility. The specialized focus on low noise and rapid cycle times makes these memory solutions highly effective for performance-driven applications. These features collectively make Dolphin Technology’s memory IP an invaluable asset for semiconductor designers striving for innovation and excellence.
Secure OTP from PUFsecurity is the next evolution in data protection, utilizing a secure anti-fuse OTP memory for storing keys and sensitive information. It enhances traditional OTP by providing a comprehensive protection mechanism against hardware attacks. The solution features digital and physical macros along with a resilient anti-tamper shell, supporting multiple interfaces for smooth integration into diverse IC applications.
The AndeShape Platforms are designed to streamline system development by providing a diverse suite of IP solutions for SoC architecture. These platforms encompass a variety of product categories, including the AE210P for microcontroller applications, AE300 and AE350 AXI fabric packages for scalable SoCs, and AE250 AHB platform IP. These solutions facilitate efficient system integration with Andes processors. Furthermore, AndeShape offers a sophisticated range of development platforms and debugging tools, such as ADP-XC7K160/410, which reinforce the system design and verification processes, providing a comprehensive environment for the innovative realization of IoT and other embedded applications.
Certus Semiconductor's Digital I/O solutions are engineered to meet various GPIO/ODIO standards. These versatile libraries offer support for standards such as I2C, I3C, SPI, JEDEC CMOS, and more. Designed to withstand extreme conditions, these I/Os incorporate features like ultra-low power consumption, multiple drive strengths, and high levels of ESD protection. These attributes make them suitable for applications requiring resilient performance under harsh conditions. Certus Semiconductor’s offerings also include a variety of advanced features like RGMII-compliant IO cells, offering flexibility for different project needs.
The iCan PicoPop® is a highly compact System on Module (SOM) based on the Zynq UltraScale+ MPSoC from Xilinx, suited for high-performance embedded applications in aerospace. Known for its advanced signal processing capabilities, it is particularly effective in video processing contexts, offering efficient data handling and throughput. Its compact size and performance make it ideal for integration into sophisticated systems where space and performance are critical.
Ventana's System IP is a critical component for next-generation RISC-V platforms, providing essential support for integrating high-performance CPUs into sophisticated computing architectures. This IP block enables system-level functionality that aligns with the stringent demands of modern computing environments, from cloud infrastructures to advanced automotive systems. Equipped with comprehensive system management capabilities, the System IP includes crucial components such as memory management units and I/O handling protocols that enhance the overall efficiency and reliability of RISC-V-based systems. It is optimized for virtualization and robust security, essential for maintaining integrity in high-traffic data centers. The System IP supports seamless integration with Ventana's Veyron processor families, ensuring scalability and consistent performance under demanding workloads. Its design allows for easy customization, making it an ideal choice for companies looking to innovate and expand within the rapidly evolving field of high-performance computing.
This library is a production-quality, silicon-proven I/O library in TSMC 12nm technology. Supports multi-voltage GPIOs, capable of operating at 1.8V or 3.3V, dynamically selectable at the system level. Also included are various open-drain I/Os and hot plug detects capable of up to 5V operation. The library also includes a wide-variety of low-capacitance RF and analog ESD. There have operating ranges from 0 to 5V protection and support a wide range of high-performance interfaces including HDMI, LVDS, USB and wireless front-ends. Also included is a range of IEC 61000-4-2 system-level ESD protection that supports digital and analog I/O cells.
The Bipolar-CMOS-DMOS (BCD) technology is purpose-built for power management applications requiring superior efficiency and control. By merging bipolar, CMOS, and DMOS transistors, this technology supports the development of integrated circuits capable of handling high voltages and currents. Its integrated nature enables compact design and high performance, particularly ideal for use in consumer electronics where space and heat dissipation are critical considerations. The BCD process excels in providing reliable performance in power switching and regulation tasks, vital for extending battery life in portable devices. This technology perfectly suits applications in the automotive and industrial sectors where robust power management is critical. Its ability to withstand high current loads and environmental stresses contributes to its selection in designing durable and efficient power systems.
The SiFive Essential family is designed to deliver high customization for processors across varying applications, from standalone MCUs to deeply embedded systems. This family of processor cores provides a versatile solution, meeting diverse market needs with an optimal combination of power, area, and performance. Within this lineup, users can tailor processors for specific market requirements, ranging from simple MCUs to fully-featured, Linux-capable designs. With features such as high configurability, SiFive Essential processors offer flexible design points, allowing scaling from basic 2-stage pipelines to advanced dual-issue superscalar configurations. This adaptability makes SiFive Essential suitable for a wide variety of use cases in microcontrollers, IoT devices, and control plane processing. Additionally, their innovation is proven by billions of units shipped worldwide, highlighting their reliability and versatility. The Essential cores also provide advanced integration options within SoCs, enabling smooth interface and optimized performance. This includes pre-integrated trace and debug features, ensuring efficient development and deployment in diverse applications.
TwinBit Gen-2 builds upon the foundation of its predecessor by supporting more advanced process nodes from 40nm to 22nm. Like the Gen-1 version, it is integrated into CMOS processes without necessitating additional masks or processing steps. This technology incorporates the novel Pch Schottky Non-Volatile Memory Cell, facilitating ultra-low-power operation. With the Gen-2, users gain access to a memory solution that handles both programming and erasing effectively through controlled hot carrier injection. This is achieved through intelligent cell bias manipulation, ensuring optimal performance. The process of hot-hole and hot-electron generation is finely distributed to maintain integrity during both program and erase operations. TwinBit Gen-2 is specifically advantageous for applications that demand ultra-low-power memory solutions. Its structure caters well to IoT and automotive applications where energy efficiency and reliability are paramount. Maintaining compactness and efficiency, this IP further enhances NSCore's portfolio in serving advanced technological requirements.
The Universal DSP Library is designed to simplify digital signal processing tasks within FPGA systems. This extensive collection of DSP algorithms and functions allows for efficient development and deployment of signal processing applications. Users can leverage this library to handle complex computations swiftly, making it perfect for industries requiring real-time processing power. It streamlines development by offering pre-tested routines that developers can integrate into their systems without extensive customization.
YouDDR is a comprehensive technology encompassing not only the DDR controller, PHY, and I/O but also features specially developed tuning and testing software. It provides a complete subsystem solution to address the complex needs of DDR memory interfaces. The integrated approach allows for cohesive synchronization between the controller and PHY, optimizing performance and reliability. The YouDDR technology ensures seamless integration into a variety of platforms, supporting a broad range of applications from simple consumer electronics to advanced computing systems. By offering enhanced tuning capabilities, it allows developers to fine-tune performance metrics, ensuring that systems can operate within their optimal performance windows. Developers utilizing YouDDR benefit from a thoroughly tested and verified subsystem that significantly simplifies the design cycle. This not only reduces development time but also enhances the likelihood of first-pass success, providing a competitive edge in manufacturing efficiency and product launch speed.
The 16-bit Sigma-Delta ADC supports a sampling rate of 16KSPS and is crafted using 55nm 2P7M SMIC CMOS technology. Notably, it offers programmable gain settings from 0 to 50 dB, providing flexibility in adjusting to varying signal strengths. The ADC supports both PDM (Pulse Density Modulation), I2S, and TDM (Time-Division Multiplexing) interfaces, making it adaptable for various audio processing applications. This converter is designed to handle mono audio inputs effectively, operating over a digital range that spans from AVSS to AVDD, which ensures a broad compatibility with diverse audio equipment. It maintains a high signal-to-noise ratio (SNR) of 90dB, critical for high-fidelity audio processing requirements, and features low current consumption figures, both in active and power-down states, enhancing energy efficiency. Applications for this ADC extend into digitally-intensive audio environments, including microphones and high-resolution audio streaming devices. Its technology and features make it a go-to choice for systems requiring precision audio digitization under power constraints, such as in portable and battery-dependent audio equipment.
The IP Platform for Low-Power IoT is engineered to accelerate product development with highly integrated, customizable solutions specifically tailored for IoT applications. It consists of pre-validated IP platforms that serve as comprehensive building blocks for IoT devices, featuring ARM and RISC-V processor compatibility. Built for ultra-low power consumption, these platforms support smart and secure application needs, offering a scalable approach for different market requirements. Whether it's for beacons, active RFID, or connected audio devices, these platforms are ideal for various IoT applications demanding rapid development and integration. The solutions provided within this platform are not only power-efficient but also ready for AI implementation, enabling smart, AI-ready IoT systems. With FPGA evaluation mechanisms and comprehensive integration support, the IP Platform for Low-Power IoT ensures a seamless transition from concept to market-ready product.
The LEE Flash G2 transcends traditional flash memory with its advanced features and innovative use of SONOS technology. Constructed to redefine the potential of non-volatile memory (NVM) systems, G2 stands out with its ability to perform read operations at standard VDD levels. By minimizing high voltage areas within the memory block, G2 enables seamless connectivity between memory cells and logic circuits, fostering the direct integration of NV-SRAM functionality within larger systems. This unique capability stems from G2's design, which integrates SONOS transistors with advanced switching elements to offer unprecedented functionality. The low programming current, in picometric amplitude, mirrors a fraction of what is required for floating-gate technologies, presenting designers with extensive flexibility in chip architecture. The extended feature set of G2 further elevates its value, particularly for applications needing rapid data transfer, such as MCU and SoC developments. G2's proprietary NV-SRAM design allows for efficient data transfer between SRAM and non-volatile memory, providing a robust solution for applications requiring swift power cycling without data loss. It eliminates the need for separate flash blocks and interconnect interfaces, thereby streamlining design processes and reducing material costs. This makes the G2 particularly suitable for high-performance embedded systems, facilitating quicker startups and power-responsive operations.
PermSRAM offers a flexible non-volatile memory solution designed for seamless integration with standard CMOS processes from 180nm to 28nm and potentially beyond. Its key features include one-time programmable and pseudo multi-time capabilities with a variety of memory configurations, ranging from 64 bits to 512K bits. Notably, PermSRAM incorporates a non-rewritable hardware safety lock, which is ideal for secure storage of codes. This memory macro caters to applications requiring high security and reliability such as security code storage and program management. It provides a robust solution with stable yield performance, making it an excellent choice for various security-sensitive uses. Furthermore, it eliminates the need for additional charging circuits by operating with a typical system board voltage of 5V, which leads to significant savings in silicon area. PermSRAM is structured to handle stress-free testing environments thanks to its built-in self-test circuits, maintaining efficiency even under demanding conditions. Its small silicon footprint and highly secure data storage make it suitable for a comprehensive set of applications, including analog trimming, gamma correction, and chip identification solutions.
The xcore-200 chip from XMOS is a pivotal component for audio processing, delivering unrivaled performance for real-time, multichannel streaming applications. Tailored for professional and high-resolution consumer audio markets, xcore-200 facilitates complex audio processing with unparalleled precision and flexibility. This chip hosts XMOS's adept capabilities in deterministic and parallel processing, crucial for achieving zero-latency outputs in applications such as voice amplification systems, high-definition audio playback, and multipoint conferencing. Its architecture supports complex I/O operations, ensuring that all audio inputs and outputs are managed efficiently without sacrificing audio quality. The xcore-200 is crafted to handle large volumes of data effortlessly while maintaining the highest levels of integrity and clarity in audio outputs. It provides superior processing power to execute intensive tasks such as audio mixing, effects processing, and real-time equalization, crucial for both consumer electronics and professional audio gear. Moreover, xcore-200 supports a flexible integration into various systems, enhancing the functionality of audio interfaces, smart soundbars, and personalized audio solutions. It also sustains the robust performance demands needed in embedded AI implementations, thereby extending its utility beyond traditional audio systems. The xcore-200 is a testament to XMOS's dedication to pushing the boundaries of what's possible in audio engineering, blending high-end audio performance with cutting-edge processing power.
SuperFlash® Technology stands out as a cost-effective and high-performance solution, utilizing a proprietary split-gate Flash memory cell. It provides exceptional programmability for System-on-Chip (SoC) applications. Renowned for its reliability, SuperFlash® technology has been in production for over two decades, ensuring robust solutions for industries such as automotive, IoT, AI, and secure smart cards. Its impressive endurance, excellent data retention, and resilience to high temperatures make it an optimal choice for demanding environments. The architecture simplifies the design process while maintaining compatibility with standard silicon CMOS processes, extending scalability from larger nodes down to 110 nm technology. Its immunity to Stress-induced Leakage Current (SILC) enhances its reliability further. Available through flexible licensing options, SuperFlash® technology is employed by leading foundries and Integrated Device Manufacturers worldwide. This technology's availability spans a broad range of process nodes, from 28 nm to 500 nm, ensuring wide applicability in next-generation memory solutions. SuperFlash®'s impressive track record with over 90 billion units shipped underscores its innovation and reliability in the market.
DRAM memory modules from Avant Technology are engineered to meet the demands of applications requiring both speed and large capacity. Known for their rapid data access and storage capabilities, DRAM modules are indispensable in gaming, point-of-sale systems, and medical equipment where quick data retrieval is essential. Avant's DRAM modules adhere to JEDEC standards and offer a variety of configurations like UDIMM, SODIMM, and ECC DIMM, catering to both industrial and consumer requirements. These modules are designed for high performance, supporting interfaces like DDR3, DDR4, and DDR5, which are critical for maintaining system efficiency and reliability. Designed to operate in diverse temperature ranges, Avant’s DRAM solutions can handle both industrial and commercial environments. Whether for gaming consoles or medical devices, these memory modules provide the necessary bandwidth and low power consumption needed for high-demand tasks.
Designed to address the evolving power needs of integrated circuits, Xenergic's High-Speed Low-Power SRAM emerges as a leading solution for energy-conscious applications. By optimizing both dynamic power and leakage, this SRAM offers a 70% to 90% reduction in power usage, making it ideal for sensors, wearables, and other low-power devices. Its architecture allows for high efficiency in edge computing applications, minimizing latency while bringing computation closer to the data source.\n\nWith critical features like reduced leakage and dynamic power consumption, this SRAM ensures that your SoC stays competitive in terms of power efficiency. By enabling the SoC to serve multiple features without significant energy drain, it becomes a perfect match for always-on mobile and IoT applications, enhancing user convenience and experience. The SRAM integrates seamlessly into existing designs, aided by comprehensive memory interface views and support for a range of standard optional memory features.
The AHB-Lite Memory module is a fully parameterized component tailored for integration in AHB-Lite based designs. As a soft IP, it provides flexible and efficient on-chip memory access, offering a simple integration path into various system architectures. This memory module is crafted to support a wide array of applications that require dependable and swift data storage solutions. Roa Logic has designed this component to embody high reliability and operational efficiency. The memory’s design is optimized for quick data retrieval and storage, making it a critical component for applications that demand immediate access to data. Its adaptability accommodates different data storage requirements, ensuring that it aligns with the performance demands of contemporary embedded systems. The AHB-Lite Memory module guarantees seamless integration and stable operational capacity, reinforcing Roa Logic's dedication to offering solutions that drive system performance. Its configurable design ensures it's well-suited to both small-scale and expansive architectures, maintaining efficiency across diverse computing environments.
Non-Volatile Memory (NVM) Solutions are engineered for reliability and long-term data retention, crucial for devices requiring memory persistence even in power-off conditions. This technology underpins key storage applications across various sectors, including automotive and industrial markets. Tower Semiconductor's NVM solutions offer a variety of cell structures tailored to meet specific high-performance criteria, including low power consumption and high density. These attributes make them suitable for both consumer electronics and embedded systems where consistent memory access is vital. Enhanced by proprietary technologies like Y-Flash and e-Fuse, these NVM solutions provide customizable options for tailored memory designs, allowing for significant improvements in device functionality and security. The adaptability of these solutions ensures their relevance in an ever-growing technological landscape.
Spectral CustomIP features silicon-proven specialty memory architectures perfect for diverse IC applications. Renowned for its wide range of memory architectures, CustomIP provides designers with options that include Binary and Ternary CAMs, multi-port memories, and cache, among others. These architectures are built on high-density, low-power designs, emphasizing performance while minimizing power usage. CustomIP, part of Spectral's Memory Development Platform, comes in source code format, enabling users to modify and extend design capabilities as necessary. CustomIP integrates SpectralTrak technology, offering PVT monitoring that dynamically adjusts memory timing in response to environmental factors. This ensures stability and high performance across various conditions. CustomIP's flexibility sees it employed in networking via SpectralTCAMs, graphics through SpectralMPorts, and low voltage applications like consumer electronics and healthcare devices with unique options like SpectralLVSRAM and SpectralHRAM. Broad configurations are available, facilitating integration into complex systems. With options for depth reaching 16K Words and data widths extending to 288 bits, the CustomIP suite supports myriad application requirements. Architectures include multiple bank setups and read/write port options, providing versatility for advanced chip designs. The platform's support of BIST, ECC, and test modes, alongside optional rights to modify, offers users a comprehensive set of tools to achieve their desired outcomes.
The Xilinx Serial PROM Programming Solution by Roman-Jones provides a cost-effective method for the programming of Xilinx Serial PROMs. This programmer is a certified, Xilinx-compatible device that simplifies the task of loading configurations onto Xilinx digital platforms, all while sidestepping the expense typically associated with similar offerings. It features the ability to program all forms of Xilinx Serial PROMs, and it notably supports devices within the Xilinx XC17xx family. This low-cost programmer connects directly to a parallel port, which enhances its accessibility for users who might be operating with legacy computing systems. A key utility comes from its software, which is compatible with several Windows iterations, including Windows 95, 98, and NT, as well as DOS environments. Ease of use is a primary design feature, requiring no external AC adapter by utilizing a basic 9-volt battery for power. Acknowledging potential technical issues, Roman-Jones provides free technical support for the device, ensuring users have access to assistance when programming tasks deviate from expected performances. Users are encouraged to order the Serial PROM Programmer, enjoying the combination of simplicity, certification, and cost-effectiveness, making it an invaluable resource for engineers dealing with Xilinx Serial PROM configurations.
The APB4 GPIO core from Roa Logic is a fully parameterized solution designed to provide a customizable number of general-purpose, bidirectional I/O pins. This core enables developers to define the I/O behavior precisely, adapting to a plethora of configurations to meet specific project requirements. It is essential for applications that require extensive interfacing capabilities, ensuring streamlined connectivity across multiple components. The GPIO core supports a range of operational modes, providing the flexibility to handle complex I/O operations. With capabilities like programmable drive strength and individual pin configuration, it offers a high degree of customization that can be tailored to precise application needs. Roa Logic’s offering enhances design functionality and accelerates development timelines by facilitating easy integration and application-specific optimization. This component serves as a cornerstone for designs requiring robust peripheral interaction, catering to both industrial projects and educational purposes. Its adaptability and ease of integration ensure it's an invaluable component in modern electronics design, adhering to the high standards expected in today's interconnected environments.
Dolphin Semiconductor's Foundation IPs are crafted to enhance the efficiency and cost-effectiveness of System-on-Chip (SoC) designs through robust offerings of embedded memories and standard-cell libraries. Specially designed for energy-efficient applications, these components help optimize space and power usage while ensuring the cutting-edge performance of modern electronic devices. Incorporated within Dolphin's Foundation IP portfolio are standard cells that allow chip designers to achieve up to 30% density gains at the cell level, compared to conventional libraries. Further, these components are engineered to support always-on applications with exceptionally low leakage rates. The Foundation IP suite optimizes SoC designs by delivering dramatically reduced leakage and area consumption, avoiding the additional cost and complexity of using a regulator. The memory compilers within Foundation IPs offer ultra-low power and high-density memory solutions, including SRAM and via-programmable ROMs. These are formulated to deliver up to 50% energy savings, providing flexibility with multi-power modes and adaptable to varied instances. With optimization for TSMC processes, Dolphin's Foundation IPs provide an essential backbone for creating innovative, efficient, and sustainable SoC products.
CrossBar's ReRAM IP Cores for High-Density Data Storage are tailored to enhance the memory capacity of various devices beyond current possibilities. These cores are designed with CrossBar's advanced ReRAM architecture which enables stacking technology to achieve ultra-dense data storage solutions. This level of memory sophistication is ideal for applications requiring massive data archiving and real-time data analytics, delivering energy-efficient storage at a fraction of the power needed by traditional HDD or SSD solutions. The ReRAM architecture provides rapid read/write cycles, catering to applications demanding high throughput and low latency. Incorporating CrossBar’s secure storage capability, this core ensures data integrity and security are maintained without sacrificing performance. It is an optimal choice for data-driven sectors striving to manage vast pools of information rapidly and effectively, setting a benchmark for future storage solutions.
The LEE Flash ZT is an innovative SONOS-based memory, crafted to deliver the benefits of multi-time programmable (MTP) non-volatile memory with minimal mask layers. Its zero additional masks design significantly lowers production costs while maximizing reliability, making it a truly cost-effective option for modern electronics systems. Focusing on providing tight Vt distributions and superior fault tolerance, the LEE Flash ZT utilizes electric charge retention technology inherently resistant to common defects. This guarantees excellent performance even after thousands of program and erase cycles, without degeneration in data integrity. Specifically optimized for applications where memory stability and endurance are critical, it delivers a robust solution that simplifies development and maintains the quality over extended use. The ZT's compatibility with existing CMOS processes without additional mask layers ensures it's an attractive option for a variety of implementations, further supported by its rapid integration capability. It's especially beneficial for systems seeking to minimize cost overheads and enhance value propositions without compromising on reliability or performance. Applications extend across diverse fields such as automotive controllers, consumer electronics, and industrial devices, bolstered by the memory's ability to efficiently handle numerous cycles without performance dips.
The SHA-3 Crypto Engine is designed as a versatile and high-performance hardware accelerator for cryptographic hashing tasks. It supports all SHA-3 hash functions including SHA-3-224, SHA-3-256, SHA-3-384, and SHA-3-512 along with extendable output functions like SHAKE-128 and SHAKE-256. Its design ensures robust security, featuring full protection against timing-based side channel attacks, and includes automatic byte padding for convenience. Operating efficiently in a single clock domain, this engine is extensively verified to maintain data integrity across numerous applications, including blockchain, financial systems, and secure boot engines.
Analog Bits' I/O solutions are engineered for flexibility and high performance, addressing a wide range of input/output demands across semiconductor applications. These solutions deliver robust signal integrity measures alongside low latency, facilitating dynamic connection between different systems efficiently. Designed with adaptability in mind, their I/O IPs encompass numerous configurations suitable for diverse design requirements. The I/O IPs from Analog Bits are characterized by improved signal robustness and vitality even under strenuous operational conditions, supporting fast-changing, high-volume data tasks. Their ability to seamlessly adjust to various bus standards makes them indispensable for applications that require adaptability without compromising speed or reliability. Key applications include data conversion and facilitating communication between different semiconductor components. With strategic compatibility for a multitude of foundry process nodes, these I/O modules ensure ease of integration while maintaining high electromagnetic compatibility. This scope of adaptability combined with their technical superiority secures their role as a crucial component in the optimization of semiconductor device efficiency and performance.
The LEE Fuse ZA features a zero additional mask design, focusing on anti-fuse one-time programmable (OTP) technology. This provides significant cost savings while guaranteeing high reliability and robust data retention. Tailored for applications requiring permanent data storage, LEE Fuse ZA excels in areas where security and durability are essential, making it the ideal choice for code storage, device configuration, and secure key management. Utilizing a modified SONOS architecture, the LEE Fuse ZA ensures the highest standards in data preservation, even under demanding conditions. The technology circumvents typical failure modes seen in alternative memory technologies by fortifying the integrity of stored data against environmental changes and prolonged usage. This robustness extends the life expectancy of devices, particularly in harsh operating environments, without compromising on performance. Moreover, the LEE Fuse ZA's easy adaptability to standard manufacturing processes without the need for specialized materials expedites its inclusion in a variety of electronic systems. With applications ranging from smart card manufacturing to advanced motor control, its attributes make it an essential component for modern embedded systems in need of secure, reliable one-time programmable memories.
The Cyclone V FPGA with Integrated PQC Processor by ResQuant is a specialized product that comes pre-equipped with a comprehensive NIST PQC cryptography suite. This FPGA is tailored for applications requiring a robust proof-of-concept for quantum-safe implementations. It ensures seamless integration into existing systems, providing a practical platform for testing and deployment in quantum-secure environments. This product is available at a competitive price and represents an ideal starting point for entities looking to explore and adopt quantum-resilient technologies. Its configuration allows for straightforward implementation in diverse hardware infrastructures while offering a reliable option for organizations aiming to stay ahead in the evolving cyber security landscape. By incorporating the latest in cryptographic standards and ensuring vendor independence, the Cyclone V FPGA with Integrated PQC Processor by ResQuant effectively bridges current hardware technologies and future-proof security needs. It supports industry-wide applications, from IoT and ICT to automotive and military sectors, underscoring ResQuant's versatility in hardware security solutions.
The LEE Flash G1 is a cost-efficient SONOS flash memory solution crafted for exceptional low-power performance. Utilizing SONOS architecture, it overcomes common challenges faced by traditional split-gate memory technologies. With inherent charge retention capabilities, SONOS provides remarkable reliability through electric charge retention within a distributed charge trap, thereby ensuring minimal leakage. The G1's high endurance is maintained through Fowler-Nordheim tunneling, which ensures negligible oxide damage during programming and erasure, resulting in a long-lasting memory solution. Floadia's G1 memory cell is designed to integrate smoothly with standard CMOS processes, ensuring full compatibility with existing systems while necessitating few, if any, additional masks. This integration leads to decreased production costs and encourages efficient manufacturing workflows across various fabs. Featuring high-speed read operations with minimal energy consumption, the LEE Flash G1 addresses both cost concerns and technical demands, positioning it as a reliable choice for multiple applications. The G1's streamlined architecture means it's easy to adopt within semiconductor fab lines, using common materials that simplify the manufacturing process. This enhanced compatibility supports a diverse array of applications, including automotive MCUs, sensor controllers, and power management solutions. Moreover, the memory's rapid test cycles help minimize overhead in production time, making it an appealing choice for industries focused on quick turnaround times and reduced developmental expenses.
MiniMiser provides an innovative approach to register file design by significantly decreasing power consumption while maintaining high performance. This architecture supports both low power and high performance, offering a multi-port register file that cuts power usage by over 50%. By replacing traditional registers with MiniMiser, developers can fine-tune operational performances across diverse voltage settings, allowing for optimized design adjustments based on specific application needs. In emerging AI-driven wearable technology, where power management is crucial to extending device usability, MiniMiser provides the necessary flexibility to manage power resources efficiently. By utilizing a single rail design, MiniMiser negates the complexities of level shifters and static timing, simplifying integration with system logic. MiniMiser's contribution to power optimization is critical for extending battery life and maximizing device runtime in high-demand applications. Its adaptability across differing performance modes makes it a strategic component in the design of competitive, power-efficient semiconductor solutions.
Suite-Q HW is a comprehensive system-on-chip (SoC) design crafted to provide a complete suite of standardized cryptographic operations essential for securing communication protocols. Targeting both high-end servers and low-end embedded systems, this design leverages the same hardware accelerators but differs in processor core choices and connectivity solutions to cater to varied application needs. By offloading symmetric and asymmetric cryptographic operations, Suite-Q HW enhances execution efficiency while integrating features such as the NIST 800-90-compliant True Random Number Generator. Classical and post-quantum public key cryptographic support is provided, encompassing a range of protocols such as ECDSA, Ed25519, and Curve25519, alongside emerging post-quantum methodologies like isogeny-based and lattice-based cryptography. Furthermore, it supports hash-based signature protocols including XMSS and LMS, and integrates the Advanced Encryption Standard for versatile encryption needs. This SoC design is crafted to simplify integration into SoC and FPGA architectures while offering various performance grades to balance silicon footprint and overall performance. Beyond its seamless integration capability, Suite-Q HW demonstrates substantial power reductions compared to software implementations, making it a suitable choice for power-sensitive applications. Comprehensive validation tests, including known answer test vectors and simulation scripts, ensure reliability and integration efficiency.
The Vega eFPGA is a flexible programmable solution crafted to enhance SoC designs with substantial ease and efficiency. This IP is designed to offer multiple advantages such as increased performance, reduced costs, secure IP handling, and ease of integration. The Vega eFPGA boasts a versatile architecture allowing for tailored configurations to suit varying application requirements. This IP includes configurable tiles like CLB (Configurable Logic Blocks), BRAM (Block RAM), and DSP (Digital Signal Processing) units. The CLB part includes eight 6-input Lookup Tables that provide dual outputs, and also an optional configuration with a fast adder having a carry chain. The BRAM supports 36Kb dual-port memory and offers flexibility for different configurations, while the DSP component is designed for complex arithmetic functions with its 18x20 multipliers and a wide 64-bit accumulator. Focused on allowing easy system design and acceleration, Vega eFPGA ensures seamless integration and verification into any SoC design. It is backed by a robust EDA toolset and features that allow significant customization, making it adaptable to any semiconductor fabrication process. This flexibility and technological robustness places the Vega eFPGA as a standout choice for developing innovative and complex programmable logic solutions.
The SEMIFIVE SoC Platform is a bespoke development environment designed to expedite the creation of custom silicon solutions by leveraging domain-specific architectures. It integrates a pre-verified IP pool, providing a robust foundation for applications requiring tailored performance and cost efficiencies. This platform significantly reduces development time and associated risks by offering a ready-to-use environment that includes silicon-proven design components. With its comprehensive set of features, the platform facilitates rapid prototyping and market deployment, employing a high degree of reusability in design and verification components. By decreasing non-recurring engineering (NRE) costs and enhancing design reliability, the SoC Platform ensures faster time-to-market, making it ideal for industries aiming for quick product turnarounds. The SoC Platform supports scalable integration with third-party IPs, allowing flexibility to meet diverse application needs. Its architecture includes support for multiple processors, memory interfaces, and connectivity solutions, providing a one-stop solution for industries across AI, IoT, and HPC domains, ensuring performance optimization and minimal risk.
Attopsemi's I-fuse is a revolutionary one-time programmable memory solution that breaks from traditional designs by eliminating the need for explosive anti-fuse technology. Instead, this innovation thrives on a patented design that utilizes fully standard logic processes, making it both scalable and highly robust. Unlike other OTPs which require redundancy and charge-pump integration, I-fuse offers a compact, efficient alternative with proven reliability across diverse applications, including automotive and medical sectors. The I-fuse platform is remarkable for its adaptability, having been silicon-proven across a wide spectrum of process nodes from 0.7μm to 22nm. This flexibility ensures it fits seamlessly into various manufacturing scenarios, benefiting customers with its exceptional performance metrics such as low power consumption and high testability. Furthermore, I-fuse is engineered with a wide temperature range of operation, enhancing its reliability even in harsh conditions. Attopsemi's commitment to quality and innovation is evidenced by the technology's compliance with AEC-Q100 Grade 0 standards, which guarantees robust functioning in the most challenging environments. The company's extensive IP portfolio, bolstered by over 90 patents, continues to propel I-fuse forward as a trusted solution in the ever-evolving field of semiconductor technologies.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!