All IPs > Interface Controller & PHY > PCI
The PCI (Peripheral Component Interconnect) category within semiconductor IPs focuses on providing robust solutions for high-speed data communication between a CPU and peripheral devices. In today's technology-driven world, PCI semiconductor IPs are essential in ensuring efficient and reliable connections across a wide range of applications, from personal computers to enterprise servers.
Products within this category are designed to support various PCI versions, including PCI, PCI-X, and the more advanced PCI Express. These IP solutions include interface controllers and PHYs (Physical Layer Transceivers) that facilitate the seamless integration of PCI technology into new and existing systems. By enabling higher bandwidth and improved data transfer rates, these IPs are crucial for applications requiring rapid data processing and high-performance computing.
Utilizing PCI semiconductor IPs can significantly enhance the operational capabilities of systems, making them ideal for use in industries that demand superior data handling capacities, such as data centers, high-performance workstations, and network infrastructure. The versatility and scalability of PCI IP solutions allow designers to customize and optimize their products to meet specific architecture requirements and performance goals.
Moreover, PCI semiconductor IPs provide manufacturers with a competitive edge by allowing for rapid development cycles and reduced time to market. By leveraging pre-validated and highly efficient designs, companies can focus on innovation and strategic advancements while relying on proven technologies for foundational elements. This not only ensures compatibility and interoperability but also drives innovation in creating cutting-edge technology solutions for the modern era.
Alphawave Semi's 1G to 224G SerDes stands as a cornerstone in high-speed connectivity applications. This versatile SerDes solution supports a broad data rate range and multiple signaling schemes, such as PAM2, PAM4, PAM6, and PAM8, which adapt seamlessly to a variety of industry protocols and standards. Designed with the future of connectivity in mind, this intellectual property is critical for systems requiring robust and reliable data transmission across numerous networking environments. Notably, the 1G to 224G SerDes is engineered to deliver unparalleled performance, offering low latency and minimal power consumption. Its application is widespread in data center infrastructures, telecommunications, automotive systems, and beyond, providing the backbone for next-generation data processing and transmission needs. By integrating this SerDes, users can expect to enhance communication speed and efficiency, vital for maintaining competitive advantage in a rapidly evolving market. The ability to adapt to cutting-edge technologies, like AI and 5G, further underscores its versatility. This SerDes IP enables seamless integration of digital processing units with minimal interference, thus fostering robust system interconnections essential for high-performance computing environments.
Primesoc's PCIE GEn7 IP is dual mode controller , supporting upto 128Gbps per lane data rate , which can work as root complex or as an endpoint. This is a soft IP which can support serdes and non serdes architectures and PIPE interface of 64bit and lanes configurable from 1/2/4/8/16.
Panmnesia's CXL 3.1 Switch is an integral component designed to facilitate high-speed, low-latency data transfers across multiple connected devices. It is architected to manage resource allocation seamlessly in AI and high-performance computing environments, supporting broad bandwidth, robust data throughput, and efficient power consumption, creating a cohesive foundation for scalable AI infrastructures. Its integration with advanced protocols ensures high system compatibility.
Silicon Creations' SerDes Interfaces are crafted to handle high-speed data transmission challenges over varied processes, ranging from 12nm to 180nm. Addressing multiple protocols such as CPRI, PCIe, and SATA, these interfaces demonstrate flexibility by supporting data transmission speeds from 100 Mbps to beyond 32 Gbps. The architecture incorporates a host of advanced features including adaptive equalization techniques and programmable de-serialization widths, making it stand out in terms of performance and signal integrity even under challenging conditions. With ultra-low latency PMAs, they sustain excellent operational speed and efficiency, imperative for sophisticated communication applications. Moreover, Silicon Creations partners with leading entities to provide comprehensive solutions, including complete PCIe PHY integrations. This synergy ensures that SerDes Interfaces are fully optimized for operational excellence, delivering stable and reliable communication signals. With an emphasis on low power and minimized area requirements, they cater to burgeoning industry needs for power-efficient and space-conservative designs.
Designed to cater to high-performance networking needs, this offload engine integrates multiple functionalities including TCP offloading, MAC, PCIe, and host interface in one low-latency package. It enables a complete bypass of the host CPU processing, drastically reducing the load and enhancing data throughput. The solution boasts an ultra-low latency of 77 ns, ensuring robust performance suited for critical applications that demand high-speed data processing. The architecture of this offload engine supports a vast number of concurrent TCP and UDP sessions, offering a consistent latency and impressive data transfer rate per session. By offloading network processing tasks, this solution frees up CPU resources, thus achieving efficient operation and lower power consumption. It is particularly advantageous for deployment in data-intensive environments such as cloud computing infrastructures and modern data centers. Equipped with dual-10G ports and advanced features like enterprise-class reliability and scalability, it has been widely adopted for its capability to execute networking tasks efficiently while consuming minimal resources. This engine integrates architecture that is designed to be immune to network jitter, providing a seamless networking experience across multiple ports.
With a focus on maintaining signal integrity in high-speed interfaces, the PCIe Retimer extends the reach of PCI Express connections while preserving data quality. Essential for long signal paths, it works by regenerating signals to boost performance and provide reliable connections across distances. The retimer is particularly effective in environments with substantial electromagnetic interference, ensuring data transmission remains error-free and efficient across extended cable runs. By including line equalization and using advanced clock recovery techniques, the PCIe Retimer strengthens signal quality, allowing for greater system performance and reliability in a wide array of computing applications.
eSi-Connect offers an extensive suite of AMBA-compliant peripheral IPs designed to streamline SoC integration. This suite encompasses versatile memory controllers, standard off-chip interface support, and essential control functions. Its configurability and compatibility with low-level software drivers make it suitable for real-time deployment in complex system architectures, promoting reliable connectivity across various applications.
The Multi-Protocol SERDES offered by Pico Semiconductor is a versatile solution capable of handling a variety of communication protocols. This series of SERDES includes a 4-channel configuration that supports data rates up to 32Gbps, designed for integration with XAUI, RXAUI, and SGMII. It is compatible with multiple process nodes provided by foundries like TSMC and GF, offering robust performance across different semiconductor environments. These SERDES are crafted to meet high-performance metrics, capturing speeds up to 16Gbps and 6.5Gbps across various models, with advanced versions reaching up to 32Gbps. This exceptional range not only ensures compatibility with current technologies but also prepares systems for future updates, sustaining high data throughput. By delivering reliable high-speed data transmission capabilities, the Multi-Protocol SERDES from Pico Semiconductor is integral for networking, high-speed computing, and data storage applications, where efficient and speedy data transfer is paramount.
The ePHY-5616 delivers data rates from 1 to 56Gbps across technology nodes of 16nm and 12nm. Designed for a diverse range of applications, this product offers superior BER and low latency, making it ideal for enterprise equipment like routers, switches, and network interface cards. The ePHY-5616 employs a highly configurable DSP-based receiver architecture designed to manage various insertion loss scenarios, from 10dB up to over 35dB. This ensures robust and reliable data transfer across multiple setups.
PCIE is a layered protocol high speed interconnect interface supporting speeds up to 128Gbps and multi lanes and links. The layers speci_ied in PCIE speci_ication Transport, Datalink, Physical layers (digital packet) are implemented in PRIMEXPRESS IP along with PIPE interface logic connecting to PHY and AXI Bridging logic to connect to applications. Features: • Supports PCIE Gen 7 Spec. • Supports Pipe 6.X Spec. • PCIE Gen 7.0 Core supports Flit and non – Flit Mode. • Supports X16, X8, X4, X2, X1 Lane Configuraon. • AXI MM and Streaming supported. • Supports Gen 1, Gen 2, Gen 3, Gen 4, Gen 5, Gen 6, Gen 7 modes. • Data rate support of 2.5 Gbps, 5 Gbps, 8 Gbps, 16 Gbps, 32 Gbps, 64 Gbps, 128 Gbps. • PAM support when operating at 64Gbps/ 128Gbps. • 8b/10b,128b/130b,1b/1b encoding , decoding support. • Supports serdes and non – serdes architecture. • Oponal DMA support as plugin module. • Support for alternate negoaon protocol. • Lane polarity thru register control. • Lane deskew supported. • Support for L1 states. • L0P Supported. • SKP OS add/removal. • SRIS mode supported. • No equalization support thru configuraon. • Deemphasis negotiation support at 5GT/s. • EI inferences in all modes. • PTM, OBFF, MSI, MSIX, Power management and all message format supports.
PCIE is a layered protocol high speed interconnect interface supporting speeds up to 128Gbps and multi lanes and links. The layers speci_ied in PCIE speci_ication Transport, Datalink, Physical layers (digital packet) are implemented in PRIMEXPRESS IP along with PIPE interface logic connecting to PHY and AXI Bridging logic to connect to applications. Features: • Supports PCIE Gen 7 draft Spec. • Supports Pipe 6.X Spec. • PCIE Gen 7.0 Core supports Flit and non – Flit Mode. • Supports X16, X8, X4, X2, X1 Lane Configuration. • AXI MM and Streaming supported. • Supports Gen 1, Gen 2, Gen 3, Gen 4, Gen 5, Gen 6, Gen 7 modes. • Data rate support of 2.5 Gbps, 5 Gbps, 8 Gbps, 16 Gbps, 32 Gbps, 64 Gbps, 128 Gbps. • PAM support when operating at 64Gbps/ 128Gbps. • 8b/10b,128b/130b,1b/1b encoding , decoding support. • Supports serdes and non – serdes architecture. • Optional DMA support as plugin module. • Support for alternate negotiation protocol. • Lane polarity thru register control. • Lane deskew supported. • Support for L1 states. • L0P Supported. • SKP OS add/removal. • SRIS mode supported. • No equalization support thru configuration. • Deemphasis negotiation support at 5GT/s. • EI inferences in all modes. • PTM, OBFF, MSI, MSIX, Power management and all message format supports.
Analog Bits' SERDES (Serializer/Deserializer) solutions offer high-speed data transmission capabilities designed to meet the demands of contemporary electronic systems. These SERDES IPs are engineered to maximize data throughput while minimizing latency, thus enhancing overall system performance across various applications, such as computing, networking, and storage. The technology excels in maintaining data integrity over long distances and reducing electromagnetic interference, making it suitable for environments where high-speed data transmission is crucial. Analog Bits' SERDES is adaptable to multiple process nodes, providing flexibility and compatibility with a wide range of semiconductor manufacturing technologies. This high-performance SERDES IP addresses the challenges of integrating high-speed interfaces into complex SoCs, offering robust solutions that ensure efficient data transport. By achieving an optimal balance between speed and power efficiency, Analog Bits continues to deliver solutions that meet the needs of advancing digital communication infrastructures.
The CANmodule-III is an advanced CAN controller designed to efficiently manage communication over the Controller Area Network. It features a mailbox architecture with a robust 32 receive and 32 transmit mailboxes, offering full compliance with the CAN2.0B standard. This core is optimized for a variety of high-demanding applications across aerospace, automotive, and industrial sectors. In terms of integration, the CANmodule-III is crafted for seamless incorporation into systems-on-chip, adapting easily to both FPGA and ASIC designs. The architecture, originally based on Bosch’s fundamental CAN design, allows for customizable message filtering, providing flexibility in handling different communication scenarios. The integration of application-specific functions as add-ons means that the core itself remains unaffected, ensuring consistent performance. This CAN controller is also known for its efficient transaction management on the bus, making it a preferred choice for environments where reliability and precision are critical. The CANmodule-III’s system support functions and streamlined processing capabilities see it effectively used in various industry-specific applications where optimized communication is paramount.
The Multi-Protocol SerDes provided by Silicon Creations serves as an essential component for high-speed data interfaces across multiple industry protocols. This SerDes portfolio accommodates a vast array of protocols such as PCIe, JESD204, XAUI, and many more, facilitating broad compatibility with industry standards. Operating across 12nm to 180nm processes, these interfaces support data rates from 100 Mbps to an impressive 32.75 Gbps. Incorporating advanced features like programmable de-serialization widths and adaptive equalization, the Multi-Protocol SerDes ensures optimal signal integrity and performance even in demanding environments. The design includes jitter cleaner functions and employs low-latency optimized PMAs, delivering high precision and speed across various operational scenarios. This comprehensive adaptability ensures seamless integration into a wide range of applications from communications to high-performance computing. Supported by robust architectures, the SerDes enables enhanced efficiency and reliability, featuring low power consumption and reduced area overheads. With a commitment to customer satisfaction, Silicon Creations offers complete solutions through partnerships with leading controller vendors, cementing its products as high-value choices for modern electronic systems.
The Ethernet Real-Time Publish-Subscribe (RTPS) IP Core offers a thorough hardware implementation of the Ethernet RTPS protocol, which is utilized for real-time communication in Ethernet networks. Its architecture supports efficient and deterministic data transfer, crucial in environments that demand reliable and high-speed data exchanges. The IP core is particularly beneficial within applications that require consistent communication and reduced latency, fostering robust network infrastructures.
Credo's SerDes PHY solutions are pivotal in enabling high-performance interconnects for custom ASICs and advanced signal processing applications. Specifically engineered to balance performance with power efficiency, these solutions leverage unique, patented DSP architectures that can be implemented using mature process nodes, thereby maintaining cost efficiency without compromising on quality. The design flexibility allows the seamless integration of SerDes PHY into various ASIC platforms, making it ideal for complex digital signal processing and AI tasks. Credo’s SerDes PHYs are available as both licensed IP and chiplets to cater to a broad spectrum of customer needs. These solutions are also adaptable, capable of accommodating a range of signaling, from 112G to 56G, in various modes like PAM4 and NRZ. The architecture is further configured to support diverse operating conditions, ensuring compatibility across different fabrication technologies and design scenarios. The adaptability of SerDes PHY makes it highly suitable for integration into multiple platforms such as Multi-Chip Modules (MCM) and 2.5D interposers. This characteristic simplifies the design process for high-speed interconnects and assists in overcoming conventional barriers associated with the same-process logic and SerDes integration. As a result, Credo enables more accessible and economically viable solutions for pioneering ASIC designs that demand robust performance and scalability.
PCIE is a layered protocol high speed interconnect interface supporting speeds up to 128Gbps and multi lanes and links. The layers speci_ied in PCIE speci_ication Transport, Datalink, Physical layers (digital packet) are implemented in PRIMEXPRESS IP along with PIPE interface logic connecting to PHY and AXI Bridging logic to connect to applications. Features: • Supports PCIE Gen 7 draft Spec. • Supports Pipe 6.X Spec. • PCIE Gen 7.0 Core supports Flit and non – Flit Mode. • Supports X16, X8, X4, X2, X1 Lane Configuration. • AXI MM and Streaming supported. • Supports Gen 1, Gen 2, Gen 3, Gen 4, Gen 5, Gen 6, Gen 7 modes. • Data rate support of 2.5 Gbps, 5 Gbps, 8 Gbps, 16 Gbps, 32 Gbps, 64 Gbps, 128 Gbps. • PAM support when operating at 64Gbps/ 128Gbps. • 8b/10b,128b/130b,1b/1b encoding , decoding support. • Supports EP & RC. • Supports serdes and non – serdes architecture. • Optional DMA support as plugin module. • Support for alternate negotiation protocol. • Lane polarity thru register control. • Lane deskew supported. • Support for L1 states. • L0P Supported. • SKP OS add/removal. • SRIS mode supported. • No equalization support thru configuration. • Deemphasis negotiation support at 5GT/s. • EI inferences in all modes. • PTM, OBFF, MSI, MSIX, Power management and all message format supports.
The DisplayPort Transmitter from Trilinear Technologies is a sophisticated solution designed for high-performance digital video streaming applications. It is compliant with the latest VESA DisplayPort standards, ensuring compatibility and seamless integration with a wide range of display devices. This transmitter core supports high-resolution video outputs and is equipped with advanced features like adaptive sync and panel refresh options, making it ideal for consumer electronics, automotive displays, and professional AV systems. This IP core provides reliable performance with minimal power consumption, addressing the needs of modern digital ecosystems where energy efficiency is paramount. It includes customizable settings for audio and video synchronization, ensuring optimal output quality and user experience across different devices and configurations. By reducing load on the system processor, the DisplayPort Transmitter guarantees a seamless streaming experience even in high-demand environments. In terms of integration, Trilinear's DisplayPort Transmitter is supported with comprehensive software stacks allowing for easy customization and deployment. This ensures rapid product development cycles and aids developers in managing complex video data streams effectively. The transmitter is particularly optimized for use in embedded systems and consumer devices, offering robust performance capabilities that stand up to rigorous real-time application demands. With a focus on compliance and testing, the DisplayPort Transmitter is pre-tested and proven to work seamlessly with a variety of hardware platforms including FPGA and ASIC technologies. This robustness in design and functionality underlines Trilinear's reputation for delivering reliable, high-quality semiconductor IP solutions that cater to diverse industrial applications.
RegSpec is a cutting-edge tool that streamlines the generation of control and status register code, catering to the needs of IP designers by overcoming the limitations of traditional CSR generators. It supports complex synchronization and hardware interactions, allowing designers to automate intricate processes like pulse generation and serialization. Furthermore, it enhances verification by producing UVM-compatible code. This tool's flexibility shines as it can import and export in industry-standard formats such as SystemRDL and IP-XACT, interacting seamlessly with other CSR tools. RegSpec not only generates verilog RTL and SystemC header files but also provides comprehensive documentation across multiple formats including HTML, PDF, and Word. By transforming complex designs into streamlined processes, RegSpec plays a vital role in elevating design efficiency and precision. For system design, it creates standard C/C++ headers that facilitate firmware access, accompanied by SystemC models for advanced system modeling. Such comprehensive functionality ensures that RegSpec is invaluable for organizations seeking to optimize register specification, documentation, and CSR generation in a streamlined manner.
The NVMe Streamer from MLE empowers next-generation storage solutions with its cutting-edge data streaming capabilities. NVMe technology, known for robust performance, is utilized here to achieve accelerated data processing and storage for critical applications. The NVMe Streamer provides high-speed connectivity, facilitating seamless data capture and record-keeping in high-bandwidth environments, such as cloud computing and data centers. With support for PCIe 3.0/4.0/5.0 standards, this IP core ensures compatibility with present and future hardware, fostering consistent and reliable performance across deployments. It acts as a pivotal component for computational storage and data movement, backing up extensive data processing with minimal latency and maximum throughput, essential for real-time operations and intensive data tasks. Design flexibility inherent in the NVMe Streamer allows it to be tailored to specific infrastructure needs, offering scalable solutions that can grow with technological advancements. This adaptability is key for organizations seeking to future-proof their storage capabilities in a fast-evolving digital landscape.
The CXL 3.0 solution from Rapid Silicon is an advanced Controller IP designed to enhance your FPGA design with superior performance and flexibility. This IP is compliant with CXL specifications up to version 3.0, along with support for earlier versions 2.0, 1.1, and 1.0. It offers seamless integration capabilities with PCIe, standing up to PCIe 6.0 and ensuring backward compatibility. The architecture of the CXL Controller IP is highly configurable, providing adaptability for specific application requirements, including lane configurations, datapath widths, and efficiency in power management. One of the standout features of the CXL 3.0 IP is its support for advanced functionalities such as lane bonding, multicast, and robust error correction mechanisms. These features ensure the IP delivers reliable and efficient performance in diverse environments. Ideal for critical data-intensive tasks, the IP is suited for telecommunications, industrial applications, and more, where data throughput and protocol bridging are crucial. With its focus on delivering unmatched speed, efficiency, and scalability, the CXL 3.0 IP from Rapid Silicon is positioned as a key component for enabling sophisticated FPGA designs tailored to meet modern technology demands. Its architecture is crafted to support the burgeoning needs of applications that require high degrees of data handling and processing accuracy, making it a preferred choice in the semiconductor industry.
This IP block is essential for efficient data/clock recovery and deserializing in XFI and SONET/SDH protocols, supporting data rates from 8.5 to 11.3Gb/s. With ultra-low power consumption and 65nm CMOS technology from IBM, DSER12G ensures robust operation with versatile design options, incorporating a financial N divider, equalizer, and loss of signal (LOS) and lock (LOL) indicators for enhanced deployability.
The SERDES12G module integrates serialization and deserialization functionalities within fiber optic transceivers operating at data rates between 8.5 and 11.3Gb/s. Utilizing CML logic for enhanced noise immunity, it features line rate output data retiming, making it indispensable in high-speed networking applications where precise data modulation is crucial.
Under its eSi-Comms brand, EnSilica delivers a suite of highly parameterized communications IP solutions that play a crucial role in supporting modern communication standards such as 4G, 5G, Wi-Fi, and DVB. These IP blocks are designed to streamline the development of ASIC designs by providing a robust platform for OFDM-based modem solutions. The IP suite features advanced DSP algorithms for synchronization, equalization, demodulation, and channel decoding, ensuring robust communication links. It's optimized for integration into systems requiring flexibility and high performance.
Trilinear Technologies has developed a cutting-edge DisplayPort Receiver that enhances digital connectivity, offering robust video reception capabilities necessary for today's high-definition video systems. Compliant with VESA standards, the receiver supports the latest DisplayPort specifications, effortlessly handling high-bandwidth video data necessary for applications such as ultra-high-definition televisions, professional video wall setups, and complex automotive display systems. The DisplayPort Receiver is designed with advanced features that facilitate seamless video data acquisition and processing, including multi-stream transport capabilities for handling multiple video streams concurrently. This is particularly useful in professional display settings where multiple input sources are needed. The core also incorporates adaptive sync features, which help reduce screen tearing and ensure smooth video playback, enhancing user experience significantly. An important facet of the DisplayPort Receiver is its low latency and high-efficiency operations, crucial for systems requiring real-time data processing. Trilinear's receiver core ensures that video data is processed with minimal delay, maintaining the integrity and fidelity of the original visual content. This makes it a preferred choice for high-performance applications in sectors like gaming, broadcasting, and high-definition video conferencing. To facilitate integration and ease of use, the DisplayPort Receiver is supported by a comprehensive suite of development tools and software packages. This makes the deployment process straightforward, allowing developers to integrate the receiver into both FPGA and ASIC environments with minimal adjustments. Its scalability and flexibility mean it can meet the demands of a wide range of applications, solidifying Trilinear Technologies' position as a leader in the field of semiconductor IP solutions.
UTTUNGA is a high-performance PCIe accelerator card, purpose-built to amplify HPC and AI tasks through its integration with the TUNGA SoC. It effectively harnesses the power of multi-core RISC-V technology combined with Posit arithmetic, offering significant enhancements in computation efficiency and memory optimization. Designed to be compatible with a broad range of server architectures, including x86, ARM, and PowerPC, UTTUNGA elevates system capabilities, particularly in precision computing applications. The UTTUNGA card operates by implementing foundational arithmetic operations in Posit configurations, supporting multiple bit-width formats for diverse processing needs. This flexibility is further complemented by a pool of programmable FPGA gates, optimized for scenarios demanding real-time adaptability and cloud computing acceleration. These gates facilitate the acceleration of complex tasks and aid in the effortless management of non-standard data types essential for advanced AI processing and cryptographic applications. By leveraging a seamless integration process, UTTUNGA eliminates the need for data copying in host memory, thus ensuring efficient utilization of resources. It also provides support for well-known scientific libraries, enabling easy adoption for legacy systems while fostering a modern computing environment. UTTUNGA stands as a testament to the profound impact of advancing arithmetic standards like Posit, paving the way for a transformation in computational practices across industries.
The BlueLynx Chiplet Interconnect is a sophisticated die-to-die interconnect solution that offers industry-leading performance and flexibility for both advanced and conventional packaging applications. As an adaptable subsystem, BlueLynx supports the integration of Universal Chiplet Interconnect Express (UCIe) as well as Bunch of Wires (BoW) standards, facilitating high bandwidth capabilities essential for contemporary chip designs.\n\nBlueLynx IP emphasizes seamless connectivity to on-die buses and network-on-chip (NoCs) using standards such as AMBA, AXI, and ACE among others, thereby accelerating the design process from system-on-chip (SoC) architectures to chiplet-based designs. This innovative approach not only allows for faster deployment but also mitigates development risks through a predictable and silicon-friendly design process with comprehensive support for rapid first-pass silicon success.\n\nWith BlueLynx, designers can take advantage of a highly optimized performance per watt, offering customizable configurations tailored to specific application needs across various markets like AI, high-performance computing, and mobile technologies. The IP is crafted to deliver outstanding bandwidth density and energy efficiency, bridging the requirements of advanced nodal technologies with compatibility across several foundries, ensuring extensive applicability and cost-effectiveness for diverse semiconductor solutions.
Secure Protocol Engines are high-performance IP blocks that focus on enhancing network and security processing capabilities in data centers. Designed to support secure communications, these engines provide fast SSL/TLS handshakes, MACsec and IPsec processing, ensuring secure data transmission across networks. They are particularly useful for offloading intensive tasks from central processing units, thereby improving overall system performance and efficiency. These engines cater to data centers and enterprises that demand high throughput and robust security measures.
The Satellite Navigation SoC Integration offering by GNSS Sensor Ltd is a comprehensive solution designed to integrate sophisticated satellite navigation capabilities into System-on-Chip (SoC) architectures. It utilizes GNSS Sensor's proprietary VHDL library, which includes modules like the configurable GNSS engine, Fast Search Engine for satellite systems, and more, optimized for maximum CPU independence and flexibility. This SoC integration supports various satellite navigation systems like GPS, Glonass, and Galileo, with efficient hardware designs that allow it to process signals across multiple frequency bands. The solution emphasizes reduced development costs and streamlining the navigation module integration process. Leveraging FPGA platforms, GNSS Sensor's solution integrates intricate RF front-end components, allowing for a robust and adaptable GNSS receiver development. The system-on-chip solution ensures high performance, with features like firmware stored on ROM blocks, obviating the need for external memory.
Specially designed for robust data serialization of 8.5 to 11.3Gb/s signals, the SER12G incorporates state-of-the-art CML logic for high noise immunity and low power functionality. Used in fiber optic transceivers, this IP block facilitates efficient signal transmission with output data retiming features, guaranteeing high performance in data-intensive environments like SONET/SDH.
The Universal High-Speed SERDES from 1G to 12.5G is a flexible interface solution for high-speed data transfer applications. This SERDES is engineered to handle a broad range of data rates, providing versatility across numerous high-performance digital systems. Its design accommodates multiple data protocol standards such as RapidIO, FC, and XAUI, allowing seamless integration across diverse technological ecosystems. One of the standout features of this SERDES is its parameterizable data width options, offering bit widths like 16-bit, 20-bit, 32-bit, and 40-bit. This adaptability ensures it can cater to specific data handling requirements, enhancing the efficiency of electronic systems. Its programmable front-end equalizers and adaptive receiver equalizers further its robustness in dealing with varying signal integrity challenges. The SERDES maintains functionality independent of crystal oscillators, eliminating the need for additional external components, which simplifies system design and reduces costs. It supports various packaging modes and channel configurations, underpinning its flexibility in diverse application scenarios.
The 1394b PHY IP Core provides a hardware foundation for high-speed IEEE-1394b data transmission, delivering critical support for physical-layer data processing. It integrates smoothly within existing data frameworks, supporting the standard PHY-Link interface. Essential for maintaining high-speed data integrity, it is designed for complex systems that require dependable and efficient data transfer, ensuring seamless implementation in demanding applications.
hellaPHY Positioning Solution is an advanced edge-based software that significantly enhances cellular positioning capabilities by leveraging 5G and existing LTE networks. This revolutionary solution provides accurate indoor and outdoor location services with remarkable efficiency, outperforming GNSS in scenarios such as indoor environments or dense urban areas. By using the sparsest PRS standards from 3GPP, it achieves high precision while maintaining extremely low power and data utilization, making it ideal for massive IoT deployments. The hellaPHY technology allows devices to calculate their location autonomously without relying on external servers, which safeguards the privacy of the users. The software's lightweight design ensures it can be integrated into the baseband MCU or application processors, offering seamless compatibility with existing hardware ecosystems. It supports rapid deployment through an API that facilitates easy integration, as well as Over-The-Air updates, which enable continuous performance improvements. With its capability to operate efficiently on the cutting edge of cellular standards, hellaPHY provides a compelling cost-effective alternative to traditional GPS and similar technologies. Additionally, its design ensures high spectral efficiency, reducing strain on network resources by utilizing minimal data transmission, thus supporting a wide range of emerging applications from industrial to consumer IoT solutions.
The Scan Ring Linker (SRL) is an advanced solution designed to simplify the integration of 1149.1 (JTAG) infrastructure into PCB designs. This complete IP module can be embedded into CPLD, FPGA, or ASIC designs on PCBs to address the challenges of managing multiple scan rings in advanced digital architectures. By linking any number of secondary scan paths into a single high-speed test bus, SRL allows for independent testing and configuration through a unified 1149.1 external interface. The SRL IP module is engineered to enhance design flexibility and reduce the costs associated with JTAG integration by seamlessly consolidating multiple scan chains. This consolidation streamlines testing processes significantly, cutting down on the time and resource investments typically required to develop and maintain ad-hoc testing structures. Moreover, the SRL supports high-speed data transfers, making it a critical asset for designs that demand rigorous testing standards and rapid configurations. Intellitech's SRL module delivers a path to cost savings by eliminating redundant parts and reducing the engineering time devoted to designing JTAG components. It is suitable for a wide array of applications, including large-scale production testing and configurations where independent high-speed scan ring integration is required. The SRL enhances a product's lifecycle by facilitating ongoing updates and reconfigurations without the need for substantial redesign efforts.
Terminus Circuits' SerDes PHY is engineered to accommodate a diverse array of market needs, spanning network communication, PC interconnects, data storage, and beyond. This IP provides unmatched power efficiency and latency reduction, integral for industries such as aerospace, defense, and industrial applications that demand dependable data communication solutions. Offering tight integration with existing controllers ensures seamless interoperability and enhances the potential for tailored system solutions. The PHY's quad configuration supports multiple data lanes, optimizing the balance between bandwidth and latency across various standards such as PCI Express, USB, and DisplayPort. Equipped with advanced features such as tightly-controlled termination resistors, adaptive equalization, and loopback modes, this SerDes PHY ensures robust performance across all operational scenarios. Its ultra-low latency and low power usage make it a prime candidate for high-performance environments demanding reliability and efficiency.
Providing a robust solution for IEEE-1394 data networks, the Mil1394 GP2Lynx Link Layer Controller IP Core offers hardware-level integration for optimal performance. It incorporates standard PHY-Link interfaces, allowing seamless connectivity in complex defense communication frameworks. Essential in environments requiring high data integrity and quick data transfers, this core enhances both the reliability and speed of communication systems, crucial for time-sensitive operations.
The Interconnect Generator offers a robust, protocol-agnostic solution for developing sophisticated bus interconnects. Supporting both AXI and OCP Master/Slave configurations, it can be customized as simple, pipelined, or crossbar structures. Designed to handle both atomic requests and response transactions, it provides a versatile foundation for implementing inter-device communications. Key features include a built-in reorder buffer with configurable depth, enabling multiple outstanding requests while ensuring data delivery remains orderly. This flexibility makes it suitable for various applications, from simple device communication to complex data transactions that require precise data alignment and delivery integrity. This generator simplifies the intricate process of designing protocol behaviors and aids in the efficient management of address and data phases. By offering customizable solutions that precisely fit client specifications, the Interconnect Generator is essential for projects demanding high-performance communication infrastructures.
The Mil1394 AS5643 Link Layer Controller IP Core is designed to provide a hardware-based full network stack for AS5643 communications. It features efficient hardware-based label lookups, DMA controllers, and message chain engines. With compatibility for platforms such as the F-35, this core streamlines performance in aviation communication environments, ensuring reliable and robust data handling in fast-paced operational contexts.
Capable of handling data rates from 1 to 112Gbps, the ePHY-11207 is a powerful solution designed for 7nm node technologies. It is specifically tailored for environments requiring ultra-low latency and robust error correction capabilities, making it a perfect fit for high-performance data center and 5G network applications. The ePHY-11207 integrates an advanced DSP-based receiver that ensures adaptability to various signaling conditions and insertion loss scenarios, therefore boosting operational reliability across complex systems.
Korusys's High-Performance FPGA PCIe Accelerator Card is designed to power complex computational tasks with its Intel Arria 10 FPGA architecture. This card provides extensive bandwidth through a PCIe 3.0 x8 host interface and supports bidirectional Quad 3G-SDI, making it ideal for applications needing high-throughput data processing. Equipped with dual DDR3 banks, it ensures large memory capacity crucial for intensive computation. Perfect for accelerating algorithms in video and image processing or scientific computing, this accelerator card accommodates increasing demands for processing power and data handling efficiency. Available independently or bundled with Korusys IP solutions, this card exemplifies leading-edge technology for varied high-performance needs.
The Mil1394 OHCI Link Layer Controller IP Core delivers a comprehensive hardware-based implementation of the IEEE-1394 standard. This IP core allows for efficient PHY-Link interfacing and integrates seamlessly with embedded processors via an AXI bus, supporting PCIe or other embedded systems. It is especially beneficial in environments where high-performance and reliable data transmission are required, ensuring robust networking capabilities in complex aerospace systems.
The Qualitas' 5nm PCIe PHY IP consists of hardmacro PMA and PCS compliant to PCIe Base 6.0 specification. This IP offers a cost-effective and low-power solution using 5nm FinFet CMOS technology. It includes all ESD I/Os and bump pads, and supports extensive built-in self test features such as loopback and scan.
Designed for the latest graphics processing applications, the G-Series Controller supports GDDR6 memory, delivering remarkable throughput necessary for demanding multimedia tasks. Its architecture allows for data speeds up to 18 Gbps per pin and supports dual-channel implementation. The G-Series Controller integrates with a standard DFI 5.0 interface, offering hardware auto-initialization and robust error detection and correction capabilities for maintaining data integrity under heavy loads.
The 10GBASE-KR Ethernet IP offers high-speed data transmission capabilities tailored for Ethernet applications. Its design is optimized to comply with the IEEE standards, providing reliable communication over backplane environments. With a strong focus on minimizing latency and maximizing signal integrity, this IP is built for systems requiring robust performance in high-density network setups. It's particularly suited to telecom environments where consistent connectivity is vital.
iCEVision facilitates rapid prototyping and evaluation of connectivity features using the Lattice iCE40 UltraPlus FPGA. Designers can take advantage of exposed I/Os for quick implementation and validation of solutions, while enjoying compatibility with common camera interfaces such as ArduCam CSI and PMOD. This flexibility is complemented by software tools such as the Lattice Diamond Programmer and iCEcube2, which allow designers to reprogram the onboard SPI Flash and develop custom solutions. The platform comes preloaded with a bootloader and an RGB demo application, making it quick and easy for users to begin experimenting with their projects. Its design includes features like a 50mmx50mm form factor, LED applications, and multiple connectivity options, ensuring broad usability across various rapid prototyping scenarios. With its user-friendly setup and comprehensive toolkit, iCEVision is perfect for developers who need a streamlined path from initial design to functional prototype, especially in environments where connectivity and sensor integration are key.
The Regli PCIe Retimer by Kandou AI is a standout solution for high-performance communication in computer systems and data networks. Built to deliver extremely low latency under 10 nanoseconds, this retimer upholds exceptional signal integrity thanks to its ultra-low error rate of 1E-12. Designed for integration into PCIe networks, it supports data transactions at significant speeds, ensuring seamless communication between components. One of the main features of the Regli PCIe Retimer is its versatility in supporting PCIe 5.0 and CXL 2.0 standards, providing bidirectional data lanes capable of speeds up to 32 GT/s. The device is particularly suited for servers, workstations, and other systems requiring pristine data communication over extended distances. It excels within PCIe active cables and large network configurations such as in hyperscale data centers, offering massive data transfer benefits. Security is a top priority for the Regli PCIe Retimer, as it includes robust on-chip diagnostics and secure boot capabilities. Its design simplifies system architectures, providing system designers with flexible options to implement high-speed, reliable networks. With built-in control interfaces and flexible clock modes, this retimer is a dream solution for system architects who value both performance and security.
InnoSilicon's 56G SerDes Solution is engineered for high-speed serialized data transmission, applicable in data communication and storage technologies. This SerDes (serializer/deserializer) supports a variety of interfaces, ensuring versatile compatibility with existing and future protocols, such as PCIe and Ethernet, among others. The 56G SerDes Solution is designed to deliver exceptional data integrity and low latency, enhancing system performance across different platforms. The architecture supports data rates up to 56Gbps, making it a suitable choice for environments requiring robust data processing capabilities. Power efficiency is a core aspect of this solution, achieved through advanced modulation techniques and power-saving features. It enables a reduction in overall system energy consumption while maintaining peak data throughput, which is crucial for high-density data centers and communication systems. The design also incorporates advanced error correction to boost reliability and reduce data loss during transmission, providing a comprehensive high-speed data transfer solution.
The N5186A MXG Vector Signal Generator is a versatile and sophisticated solution designed for generating signals across a comprehensive range of frequencies. Ideal for a wide array of testing scenarios, this signal generator can emulate complex signal environments, which is essential for evaluating device performance under realistic conditions. Its robust design not only enhances reliability but also ensures high precision in measurements, crucial for applications in advanced research and development. This vector signal generator caters to high-performance requirements, offering exceptional performance with its wide bandwidth and flexibility. These attributes make it a preferred choice for professionals involved in designing and testing next-generation wireless communication systems. Its user-friendly interface allows for easy setup and operation, making it suitable even for users who may not have extensive experience in signal generation. Equipped with the latest technology, the N5186A MXG ensures accurate and repeatable results, critically supporting the validation of new protocols and devices. By leveraging this tool, engineers can accelerate the development cycle, reducing the time-to-market for innovative products, and ensuring they comply with industry standards and customer expectations.
The Glasswing Ultra-Short Reach SerDes is a cutting-edge interconnect solution leveraging the unique CNRZ-5 Chord Signaling technology. It is designed to enhance high-bandwidth and low-power performance across chip-to-chip interfaces, optimizing silicon use by lowering pin count while boosting throughput. This innovative technology transmits five bits over six wires, effectively doubling bandwidth and minimizing power requirements. This solution allows the seamless creation of a chiplet ecosystem, facilitating complex connections in high-performance computing environments. Notably, Glasswing delivers significantly higher throughput per pin, alongside lower power consumption compared to traditional NRZ solutions. This feature makes it particularly valuable for applications such as AI, ML, networking, and high-performance computing, where efficiency and throughput are critical. Glasswing excels in modularity and diagnostics, offering dynamic configuration and real-time signal strength monitoring. Its capabilities allow integration into large multi-chip modules with high signal integrity, unlocking potential in fields ranging from satellite communications to consumer electronics. Furthermore, the use of substrate rather than complex silicon interposers reduces cost and complexity, making it a financially attractive option for large-scale projects.
CetraC offers a customizable FPGA solution designed for embedded systems requiring robust networking capabilities. This product allows a high degree of flexibility for developers aiming to create specialized solutions that integrate seamlessly into existing infrastructures while leveraging the full capabilities of FPGA technologies. The customization service supports various protocols including Ethernet and PCI Express, ensuring a broad spectrum of connectivity options for diverse applications. Additionally, the solution is engineered to deliver low-latency performance, a critical factor for applications demanding rapid data processing and communication efficiencies in embedded environments.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!