All IPs > Interface Controller & PHY > AMBA AHB / APB/ AXI
AMBA, which stands for Advanced Microcontroller Bus Architecture, is a far-reaching and well-established open-standard, on-chip interconnect specification used widely in the design and structuring of system-on-chip (SoC) technologies. Among the most popular protocols under this architecture are AHB (Advanced High-performance Bus), APB (Advanced Peripheral Bus), and AXI (Advanced eXtensible Interface). These protocols facilitate effective communication between various components of a digital system, ensuring optimal performance and scalability.
**AHB, APB, and AXI Semiconductor IPs**
*AMBA AHB* is specifically designed for high-performance and high-bandwidth requirements. It's a parallel bus interface that is commonly employed for connecting processors and other high-speed components in a SoC. AHB IPs ensure that data is transferred efficiently across the components, making them ideal for applications where speed and reliability are crucial.
*AMBA APB* is tailored for low power and less complex communication needs. It is often used for interfacing with peripheral devices that do not require high throughput, such as UARTs or low-speed memory controllers. APB semiconductor IPs are valued for their simplicity and low power consumption, often being the choice for battery-operated or portable devices.
*AMBA AXI* is characterized by its advanced features, supporting high data bandwidth and flexible configurations. AXI IPs are used where the highest performance is needed, leveraging features like burst transactions, multiple outstanding addresses, and out-of-order transaction completion, making it suitable for complex and demanding tasks.
Integrating these semiconductor IPs into your system ensures that you leverage their specialized features for increased efficiency and performance. In products that require robust, flexible, and scalable communication channels, AMBA interface controllers and PHYs provide the backbone necessary to build systems that can meet current and future demands.
Sunplus' LVDS IP provides a high-speed solution for data transmission across electronic devices, optimizing communication between integrated circuits. LVDS, or Low-Voltage Differential Signaling, is an effective way to achieve rapid data transfer rates with minimal electromagnetic interference, making it ideal for high-performance computer and multimedia applications. The IP is a key component in facilitating the transfer of video and display data, ensuring a crisp and clear output. Its ability to handle high data transfer speeds while maintaining a reduced power footprint is advantageous for modern consumer electronics that prioritize both performance and energy efficiency. With its adaptable design, Sunplus' LVDS IP can be integrated across a wide array of devices, providing developers with the flexibility needed for customized solutions. Its robust signal management capabilities ensure that data integrity is preserved even in complex operational environments, enhancing overall system reliability and user satisfaction.
Advanced Peripheral Bus (APB) is one of the Advanced Microcontroller Bus Architecture (AMBA) family protocols. It is a low-cost interface that is designed for low power consumption and interface simplicity. Unlike AHB, it is a non-pipelined protocol for connecting low-bandwidth peripherals. Mostly used to link external peripherals to the SOC. Every APB transfer requires at least two clock cycles (SETUP Cycle and ACCESS Cycle) to finish. The APB interface is designed for accessing the programmable control registers of peripheral devices. The APB protocol has two independent data buses, one for read data and one for write data. The buses can be 8, 16, or 32 bits wide. The read and write data buses must have the same width. Data transfers cannot occur concurrently because the read data and write data buses do not have their own individual handshake signals.
Silicon Creations' SerDes Interfaces are crafted to handle high-speed data transmission challenges over varied processes, ranging from 12nm to 180nm. Addressing multiple protocols such as CPRI, PCIe, and SATA, these interfaces demonstrate flexibility by supporting data transmission speeds from 100 Mbps to beyond 32 Gbps. The architecture incorporates a host of advanced features including adaptive equalization techniques and programmable de-serialization widths, making it stand out in terms of performance and signal integrity even under challenging conditions. With ultra-low latency PMAs, they sustain excellent operational speed and efficiency, imperative for sophisticated communication applications. Moreover, Silicon Creations partners with leading entities to provide comprehensive solutions, including complete PCIe PHY integrations. This synergy ensures that SerDes Interfaces are fully optimized for operational excellence, delivering stable and reliable communication signals. With an emphasis on low power and minimized area requirements, they cater to burgeoning industry needs for power-efficient and space-conservative designs.
AMBA AHB is a bus interface designed for high-performance synthesizable applications. It specifies the interface between components such as initiator , interconnects, and targets. AMBA AHB incorporates the features needed for high-performance, high clock frequency systems. The most common AHB targets are internal memory devices, external memory interfaces, and high-bandwidth peripherals.
The CXL 3.1 Switch by Panmnesia is a high-performance solution facilitating flexible and scalable inter-device connectivity. Designed for data centers and HPC systems, this switch supports extensive device integration, including memory, CPUs, and accelerators, thanks to its advanced connectivity features. The switch's design allows for complex networking configurations, promoting efficient resource utilization while ensuring low-latency communication between connected devices. It stands as an essential component in disaggregated compute environments, driving down latency and operational costs.
The bus converter module transforms wide initiator data buses to smaller target data buses or vice-versa. A narrow target on a wide bus, only requires external logic and no internal design changes. * APB: 32-bit wide initiator data buses to 16-bit target data buses. * AHB: 64-bit wide initiator data buses to 32-bit target data buses. * AXI: 256-bit wide initiator data buses to 64-bit target data buses A wide target on a narrow bus, only requires external logic and no internal design changes. * APB: 16-bit wide initiator data buses to 32-bit target data buses. * AHB: 32-bit wide initiator data buses to 64-bit target data buses. * AXI: 64-bit wide initiator data buses to 256-bit target data buses.
Axelera AI has crafted a PCIe AI acceleration card, powered by their high-efficiency quad-core Metis AIPU, to tackle complex AI vision tasks. This card provides an extraordinary 214 TOPS, enabling it to process the most demanding AI workloads. Enhanced by the Voyager SDK's streamlined integration capabilities, this card promises quick deployment while maintaining superior accuracy and power efficiency. It is tailored for applications that require high throughput and minimal power consumption, making it ideal for edge computing.
The Advanced eXtensible Interface(AXI) bus is a high-performance parallel bus that connects on-chip peripheral circuits (or IP blocks) to processor cores. The AXI bus employs "channels" to divide read and write transactions into semi-independent activities that can run at their own pace. The Read Address and Read Data channels send data from the target to the initiator, whereas the Write Address, Write Data, and Write Response channels transfer data from the initiator to the target.
Exostiv is designed to provide significant visibility inside FPGA systems, enabling engineers to conduct real-environment testing and ensure that designs function efficiently before entering production. Featuring high-speed probes capable of capturing complex signals, Exostiv supports advanced FPGA debugging through its user-centric interface and adaptable insertion flows. It facilitates both pre-silicon validation and debugging by allowing in-depth monitoring across various clock domains. With connectivity options like QSFP28 and SAMTEC ARF-6, Exostiv empowers engineers with a flexible approach to manage different prototyping platforms effectively. The scalability of Exostiv allows its users to adapt to diverse FPGA configurations by adjusting the number and type of probes. Exostiv significantly reduces the likelihood of FPGA bugs in end-user environments by enabling engineers to thoroughly validate and adjust designs dynamically as needed. Its modular setup characterizes the adaptive nature of Exostiv’s architecture, making it suitable for application-specific optimizations in complex design environments.
The Multi-Protocol SERDES offered by Pico Semiconductor is a versatile solution capable of handling a variety of communication protocols. This series of SERDES includes a 4-channel configuration that supports data rates up to 32Gbps, designed for integration with XAUI, RXAUI, and SGMII. It is compatible with multiple process nodes provided by foundries like TSMC and GF, offering robust performance across different semiconductor environments. These SERDES are crafted to meet high-performance metrics, capturing speeds up to 16Gbps and 6.5Gbps across various models, with advanced versions reaching up to 32Gbps. This exceptional range not only ensures compatibility with current technologies but also prepares systems for future updates, sustaining high data throughput. By delivering reliable high-speed data transmission capabilities, the Multi-Protocol SERDES from Pico Semiconductor is integral for networking, high-speed computing, and data storage applications, where efficient and speedy data transfer is paramount.
The Metis M.2 AI accelerator module from Axelera AI is a cutting-edge solution for embedded AI applications. Designed for high-performance AI inference, this card boasts a single quad-core Metis AIPU that delivers industry-leading performance. With dedicated 1 GB DRAM memory, it operates efficiently within compact form factors like the NGFF M.2 socket. This capability unlocks tremendous potential for a range of AI-driven vision applications, offering seamless integration and heightened processing power.
eSi-Connect delivers a comprehensive suite of AMBA-compliant peripheral IPs, designed to streamline connectivity in SoC designs. This suite includes a range of interface controllers, memory controllers, and standard I/O components like UART, SPI, I2C, and much more. Designed with integration flexibility in mind, these components utilize the AMBA AXI, AHB, and APB protocols to ensure seamless communication across different modules within a chip. Each peripheral is equipped with low-level software drivers, enhancing their deployment in real-time environments and alleviating integration and development burdens from engineers.
RaiderChip's GenAI v1 is a pioneering hardware-based generative AI accelerator, designed to perform local inference at the Edge. This technology integrates optimally with on-premises servers and embedded devices, offering substantial benefits in privacy, performance, and energy efficiency over traditional hybrid AI solutions. The design of the GenAI v1 NPU streamlines the process of executing large language models by embedding them directly onto the hardware, eliminating the need for external components like CPUs or internet connections. With its ability to support complex models such as the Llama 3.2 with 4-bit quantization on LPDDR4 memory, the GenAI v1 achieves unprecedented efficiency in AI token processing, coupled with energy savings and reduced latency. What sets GenAI v1 apart is its scalability and cost-effectiveness, significantly outperforming competitive solutions such as Intel Gaudi 2, Nvidia's cloud GPUs, and Google's cloud TPUs in terms of memory efficiency. This solution maximizes the number of tokens generated per unit of memory bandwidth, thus addressing one of the primary limitations in generative AI workflow. Furthermore, the adept memory usage of GenAI v1 reduces the dependency on costly memory types like HBM, opening the door to more affordable alternatives without diminishing processing capabilities. With a target-agnostic approach, RaiderChip ensures the GenAI v1 can be adapted to various FPGAs and ASICs, offering configuration flexibility that allows users to balance performance with hardware costs. Its compatibility with a wide range of transformers-based models, including proprietary modifications, ensures GenAI v1's robust placement across sectors requiring high-speed processing, like finance, medical diagnostics, and autonomous systems. RaiderChip's innovation with GenAI v1 focuses on supporting both vanilla and quantized AI models, ensuring high computation speeds necessary for real-time applications without compromising accuracy. This capability underpins their strategic vision of enabling versatile and sustainable AI solutions across industries. By prioritizing integration ease and operational independence, RaiderChip provides a tangible edge in applying generative AI effectively and widely.
The secondary or slave PHY interface, specifically designed for LPDDR4/4X/5, serves as a pivotal element for AI processors and alternative ASICs seeking the latest in high-speed, low-power LPDDR interface protocols. This IP facilitates seamless data interchange across various devices, compliant with established JEDEC standards. While initially crafted for the 7nm TSMC node, this PHY can be adapted for other logical processes, making it suitable for a diverse array of memory types ranging from traditional DRAM and SRAM to innovative non-volatile memories. This adaptability illustrates its robust application scope within modern technological frameworks.
The NuLink Die-to-Die PHY for Standard Packaging is a cutting-edge interconnect solution that bridges multiple dies on a single standard package substrate. This technology supports numerous industry standards, including UCIe and BoW, and adapts to both advanced and conventional packaging setups. It enables low-power, high-performance interconnections that are instrumental in the design of multi-die systems like SiPs, facilitating bandwidth and power efficiencies comparable to that of more costly packaging technologies. Eliyan's PHY technology, distinctive for its innovative implementation methods, offers similar performance attributes as advanced packaging alternatives but at a fraction of the thermal, cost, and production time expenditures. This design approach effectively utilizes standard packages, circumventing the complexities associated with silicon interposers, while still delivering robust data handling capabilities essential for sophisticated ASIC designs. With up to 64 data lanes, and operating at data rates that reach 32Gbps per lane, the NuLink Die-to-Die interconnect elements ensure consistent performance. Such specifications make them suitable for high-demand applications requiring reliable, efficient data transmission across multiple processing elements, reinforcing their role as a fundamental building block in the semiconductor landscape.
The AHB-Lite APB4 Bridge from Roa Logic is a versatile interconnect solution, designed to serve as a bridge between the AMBA 3 AHB-Lite v1.0 and the APB v2.0 (APB4) bus protocols. This soft IP core facilitates the connection of multiple APB4 peripherals through a single bridge, optimizing system design by reducing complexity and cost. The core is fully parameterized, supporting various APB4 address and data widths, and offers the capability to handle burst transfers automatically. It also supports different clock domains per interface, efficiently managing cross-domain timing with ease. This flexibility in design makes it suitable for a wide range of applications, especially those requiring efficient, cost-effective interconnect solutions. The AHB-Lite APB4 Bridge is ideal for use in applications requiring high integration and efficient communication between high-speed processors and peripheral devices. Source code and detailed documentation are readily available for download from Roa Logic's GitHub repository, ensuring developers have all necessary resources for seamless integration.
An interconnect component connects multi initiators and multi targets in a system. A single initiator system simply requires a decoder and multiplexor.
This high-powered TCP Offload Engine aims to deliver superior efficiency by offloading TCP processing from the CPU. By integrating a MAC interface, it reduces processing latencies and broadens throughput, thereby optimizing network operations substantially. This IP suite maintains rapid data processing speeds and addresses a broad array of network optimization needs for today's high-demand environments. Optimized for high-speed networking environments, the TOE offers unprecedented latency reduction through its hardware-accelerated design. The integration of a refined MAC interface plays a crucial role in translating packet data into usable formats swiftly, a crucial factor in enhancing overall system performance, particularly in data-intensive industries. This technology’s edge lies in its ability to seamlessly deliver full data transfer acceleration. Its design caters to enterprises that prioritize low-processing overheads and need to maximize network efficiency without the traditional constraints of higher CPU usage. Thus, Intilop's 10G TCP Offload Engine represents a benchmark in high-performance data handling systems.
The AHB-Lite Multilayer Switch by Roa Logic is engineered to provide a high-performance, low-latency interconnect fabric for systems employing numerous AHB-Lite bus masters and slaves. This IP core enables configurations that support virtually unlimited bus connections, facilitated by slave-side arbitration for each slave port, thereby eliminating the need for individual bus masters to implement arbitration logic. A standout feature of this switch is its use of priority and round-robin based arbitration methods to efficiently manage multiple bus requests. Typically achieving arbitration within a single clock cycle, this design ensures minimal delay in data transfer across the network, promoting seamless communication in complex systems. With a fully parameterized architecture, it allows for the customization of bus interfaces to meet specific design needs, ensuring compatibility and optimal performance across varied configurations. Complete source code and comprehensive documentation are made available through Roa Logic’s GitHub repository, providing developers with the resources needed for successful integration and deployment.
The ePHY-5616 is a high-performance SerDes solution from eTopus, designed for versatile use across enterprise, data center, and 5G applications. Operating efficiently at data rates from 1 to 56 Gbps, this product exploits advanced DSP techniques for superior signal integrity and robustness. It accommodates wide insertion loss ranges of 10dB to over 35dB, thus ensuring reliable performance in challenging communication environments. Its architecture supports direct optical drives and quad/octal configurations, making it ideal for network interface cards, routers, and high-speed switches in a data center setup. The embedded DSP architecture is developed with eTopus's proprietary algorithms, which enable rapid SerDes tuning and performance optimization. The ePHY-5616 is also characterized by its low Bit Error Rate (BER), ensuring data reliability and integrity. Moreover, it supports multiple protocols, including Ethernet and PCIe, enhancing its integration potential in modern broadband networks.
The AHB-Lite Timer from Roa Logic is a versatile and fully parameterized soft IP designed to implement multiple timers as per the specifications laid out in the RISC-V Privileged 1.9.1 specification. This timer core interfaces through a well-compliant AHB-Lite Slave interface, allowing seamless integration into systems requiring precise timing functionalities. Offering extensive configurability, the IP allows users to define the number of timers, address and data widths, as well as the time base, which is derived from the AHB-Lite bus clock, scaled down according to programmable values. This flexibility supports a range of applications requiring accurate time tracking. Ideal for various embedded applications where timing precision is paramount, the AHB-Lite Timer features a single interrupt output that triggers when any enabled timer is activated. Developers can access detailed resources including source code and documentation from Roa Logic’s GitHub repository, ensuring an easy setup and integration process.
Archband's PDM-to-PCM Converter is a versatile module designed to facilitate digital audio transformation. By converting Pulse Density Modulated audio signals into Pulse Code Modulated signals, this converter enhances audio clarity and fidelity in modern digital interfaces. It suits applications where efficient data streaming and noise reduction are critical, such as in high-quality audio devices and communications technology.
The Ethernet Real-Time Publish-Subscribe (RTPS) IP Core provides an all-encompassing solution for Ethernet-based RTPS protocols, ensuring efficient network data management and publication in real-time systems. This IP core supports crucial applications in environments where time-sensitive communication is paramount. Ideal for industrial and aerospace settings, the core manages data transactions with precision, leveraging real-time processing and minimal latency to ensure seamless data exchange. By facilitating controlled and secure communication network streams, the core optimally handles various multi-subscriber environments. With its highly dependable architecture, the RTPS IP Core integrates easily into existing systems, providing scalability and adaptability for evolving network requirements. This capability makes it indispensable for systems demanding high reliability and rapid information exchange across distributed networks.
The Yitian 710 Processor is an advanced Arm-based server chip developed by T-Head, designed to meet the extensive demands of modern data centers and enterprise applications. This processor boasts 128 high-performance Armv9 CPU cores, each coupled with robust caches, ensuring superior processing speeds and efficiency. With a 2.5D packaging technology, the Yitian 710 integrates multiple dies into a single unit, facilitating enhanced computational capability and energy efficiency. One of the key features of the Yitian 710 is its memory subsystem, which supports up to 8 channels of DDR5 memory, achieving a peak bandwidth of 281 GB/s. This configuration guarantees rapid data access and processing, crucial for high-throughput computing environments. Additionally, the processor is equipped with 96 PCIe 5.0 lanes, offering a dual-direction bandwidth of 768 GB/s, enabling seamless connectivity with peripheral devices and boosting system performance overall. The Yitian 710 Processor is meticulously crafted for applications in cloud services, big data analytics, and AI inference, providing organizations with a robust platform for their computing needs. By combining high core count, extensive memory support, and advanced I/O capabilities, the Yitian 710 stands as a cornerstone for deploying powerful, scalable, and energy-efficient data processing solutions.
The Aries fgOTN processor family is engineered according to the ITU-T G.709.20 fgOTN standard. This line of processors handles a variety of signals, including E1/T1, FE/GE, and STM1/STM4, effectively monitoring and managing alarms and performance metrics. Aries processors excel at fine-grain traffic aggregation, efficiently channeling fgODUflex traffic across OTN lines to support Ethernet, SDH, PDH client services. Their capacity to map signals to fgODUflex containers, which are then multiplexed into higher order OTN signals, demonstrates their versatility and efficiency. By allowing cascaded configurations with other Aries devices or Apodis processors, Aries products optimize traffic routes through OTN infrastructures, positioning them as essential components in optical networking and next-generation access scenarios.
This ultra-compact and high-speed H.264 core is engineered for FPGA platforms, boasting industry-leading size and performance. Capable of providing 1080p60 H.264 Baseline support, it accommodates various customization needs, including different pixel depths and resolutions. The core is particularly noted for its minimal latency of less than 1ms at 1080p30, a significant advantage over competitors. Its flexibility allows integration with a range of FPGA systems, ensuring efficient compression without compromising on speed or size. In one versatile package, users have access to a comprehensive set of encoding features including variable and fixed bit-rate options. The core facilitates simultaneous processing of multiple video streams, adapting to various compression ratios and frame types (I and P frames). Its support for advanced video input formats and compliance with ITAR guidelines make it a robust choice for both military and civilian applications. Moreover, the availability of low-cost evaluation licenses invites experimentation and custom adaptation, promoting broad application and ease of integration in diverse projects. These cores are especially optimized for low power consumption, drawing minimal resources in contrast to other market offerings due to their efficient FPGA design architecture. They include a suite of enhanced features such as an AXI wrapper for simple system integration and significantly reduced Block RAM requirements. Embedded systems benefit from its synchronous design and wide support for auxiliary functions like simultaneous stream encoding, making it a versatile addition to complex signal processing environments.
The Chimera GPNPU by Quadric redefines AI computing on devices by combining processor flexibility with NPU efficiency. Tailored for on-device AI, it tackles significant machine learning inference challenges faced by SoC developers. This licensable processor scales massively offering performance from 1 to 864 TOPs. One of its standout features is the ability to execute matrix, vector, and scalar code in a single pipeline, essentially merging the functionalities of NPUs, DSPs, and CPUs into a single core. Developers can easily incorporate new ML networks such as vision transformers and large language models without the typical overhead of partitioning tasks across multiple processors. The Chimera GPNPU is entirely code-driven, empowering developers to optimize their models throughout a device's lifecycle. Its architecture allows for future-proof flexibility, handling newer AI workloads as they emerge without necessitating hardware changes. In terms of memory efficiency, the Chimera architecture is notable for its compiler-driven DMA management and support for multiple levels of data storage. Its rich instruction set optimizes both 8-bit integer operations and complex DSP tasks, providing full support for C++ coded projects. Furthermore, the Chimera GPNPU integrates AXI Interfaces for efficient memory handling and configurable L2 memory to minimize off-chip access, crucial for maintaining low power dissipation.
The HOTLink II Product Suite is another remarkable offering from Great River Technology. Built to complement their ARINC 818 suite, HOTLink II provides an integrated framework for crafting high-performance digital data links. This suite ensures seamless, secure, and reliable data transmission over fiber or copper cables across various platforms. Developed with a focus on flexibility and functionality, the HOTLink II capabilities enhance system integrators' ability to deploy effective communication solutions within aircraft and other demanding environments. The emphasis on robust, low-latency data transfer makes it an ideal choice for real-time applications where precision and reliability are paramount. Broad compatibility is a hallmark of HOTLink II, facilitating integration into diverse infrastructures. Backed by Great River Technology's expertise and support, customers are empowered to advance their system communication capabilities efficiently and cost-effectively.
USB PHY by Silicon Library is designed to facilitate seamless data transfer and connectivity for digital devices. This physical layer transceiver handles the electrical signaling over USB cables, providing a crucial interface between the USB controller and the actual USB connection. Engineered for efficiency, it supports varying USB standards, ensuring compatibility with a wide range of devices. The IP provides robust features meant to enhance data integrity and transfer speeds, making it ideal for applications in consumer electronics, industrial devices, and computing environments. Its design focuses on low power consumption and high performance, enabling users to integrate it into compact and power-sensitive applications without compromising on speed or durability. One of the main advantages of the USB PHY is its flexibility in deployment across multiple sectors. It covers comprehensive voltage ranges, aligning with diverse system requirements and offering an easy fit across platforms requiring reliable USB connectivity without the need for significant redesign.
Designed for applications that require extremely low communication delays, this ultra-low latency Ethernet MAC supports a data rate of 10G. With a round trip in the nanoseconds range, this core is perfect for high-speed communications where timing is critical. The efficient use of FPGA resources allows for additional design logic to be integrated, maximizing the chip's potential.
Designed for high-speed transmission, the 16x112G Tx Chiplet showcases superior integration with 16 channels, each operating at 112Gbps. It includes a modulator and driver within a single silicon unit, optimized for optical communication systems requiring high-speed, high-bandwidth data transfer. This sophisticated chiplet ensures seamless modulation of optical signals, supporting efficient driver control and optimized data transmission. The integrated design simplifies system architecture, reducing the overall footprint while maintaining exceptional reliability and performance. Its built-in digital control aids in managing complex signal processing requirements, suitable for diverse applications within optical networking infrastructures. Verifying its design through silicon-proven processes assures users of its capability to meet rigorous industry standards. The application of this chiplet spans high-speed data centers, telecommunications networks, and beyond, where its efficiency and performance are indispensable. The innovation behind its creation reflects Enosemi's dedication to advancing optical technology, offering clients robust and reliable tools to meet current and future communication needs.
Specially designed for performance computing and complex system-on-chips (SoCs), the pPLL03F-GF22FDX is a Fractional-N PLL optimized for low-jitter applications in GF's 22FDX technology. The PLL caters to high-specificity clocking requirements, driving critical components like ADCs/DACs with moderate signal-to-noise ratio needs. Its architecture allows flexibility in multi-domain SoC environments, maintaining low power consumption under 5mW and occupying minimal die space. This second-generation digital PLL capitalizes on Perceptia's robust technology, ensuring stable performance across a wide array of environments. Easily integrated into existing SoC frameworks, pPLL03F-GF22FDX provides precise clock frequency modulation in both integer and fractional modes, aligning system requirements with input-output clock frequency combinations. This adaptability is crucial for refining complex digital systems. Availability in multiple technologies exemplifies its versatility, suitable for integrating in various technology nodes beyond GlobalFoundries, including options from Samsung, TSMC, and UMC. With its compact design and ability to meet critical timing requirements, the pPLL03F-GF22FDX is an ideal choice for performance-focused digital applications where reliability and flexibility are paramount.
Chevin Technology offers an Ethernet MAC and PCS solution designed to simplify the integration of Ethernet protocols like TCP/IP and UDP with FPGAs. This IP supports bandwidths of 10G to 100G and features low latency to ensure quick communication times. With a focus on minimal FPGA resource use, it's engineered with a small footprint to fit many cores on a single chip, reducing complexity and cost. Cut-through and store-and-forward modes are available to provide custom solutions based on the workload requirements.
The NaviSoC by ChipCraft is a highly integrated GNSS system-on-chip (SoC) designed to bring navigation technologies to a single die. Combining a GNSS receiver with an application processor, the NaviSoC delivers unmatched precision in a dependable, scalable, and cost-effective package. Designed for minimal energy consumption, it caters to cutting-edge applications in location-based services (LBS), the Internet of Things (IoT), and autonomous systems like UAVs and drones. This innovative product facilitates a wide range of customizations, adaptable to varied market needs. Whether the application involves precise lane-level navigation or asset tracking and management, the NaviSoC meets and exceeds market expectations by offering enhanced security and reliability, essential for synchronization and smart agricultural processes. Its compact design, which maintains high efficiency and flexibility, ensures that clients can tailor their systems to exact specifications without compromise. NaviSoC stands as a testament to ChipCraft's pioneering approach to GNSS technologies.
The Apodis family of Optical Transport Network processors adheres to ITU-T standards, offering a comprehensive suite for signal termination, processing, and multiplexing. Designed to handle both SONET/SDH and Ethernet client services, these processors map signals to Optical Transport Network (OTN), empowering versatile any-port, any-service configurations. Apodis processors are notable for their capacity to support up to 16 client ports and four 10G OTN line ports, delivering bandwidth scalability up to 40G, crucial for wireless backhaul and fronthaul deployments. With a robust, non-blocking OTN switching fabric, Apodis facilitates seamless client-to-line and line-to-line connections while optimally managing network bandwidth. This adaptability makes the Apodis processors an ideal choice for next-generation access networks and optical infrastructures.
The Avispado core is a 64-bit in-order RISC-V processor that provides an excellent balance of performance and power efficiency. With a focus on energy-conscious designs, Avispado facilitates the development of machine learning applications and is prime for environments with limited silicon resources. It leverages Semidynamics' innovative Gazzillion Misses™ technology to address challenges with sparse tensor weights, enhancing energy efficiency and operational performance for AI tasks. Structured to support multiprocessor configurations, Avispado is integral in systems requiring cache coherence and high memory throughput. It is particularly suitable for setups aimed at recommendation systems due to its ability to manage numerous outstanding memory requests, thanks to its advanced memory interface architectures. Integration with Semidynamics' Vector Unit enriches its offering, allowing dense computations and providing optimal performance in handling vector tasks. The ability to engage with Linux-ready environments and support for RISC-V Vector Specification 1.0 ensures that Avispado integrates seamlessly into existing frameworks, fostering innovative applications in fields like data centers and beyond.
YouSerdes by Brite Semiconductor is a versatile multi-rate serializer/deserializer solution, capable of handling data transfer speeds from 2.5Gbps to 32Gbps. It is known for its superior performance, compact area usage, and power efficiency among its peers. The IP is designed to accommodate a wide array of interfaces, including but not limited to PCIe Gen 4.0/3.0/2.0/1.0, USB 3.1/3.0, and various SATA and XAUI implementations. Its architecture supports dynamic reconfiguration, allowing flexible channel arrangements and optimal resource utilization. The core design of YouSerdes optimizes the use of high-performance physical layers to ensure reliable data throughput across different applications. The solution features internal clock generation that eliminates the need for additional components, simplifying design efforts and reducing associated costs. Moreover, the architecture supports diverse protocols while maintaining compliance with industry standards, ensuring broad applicability. Designed for robust applications, YouSerdes is suitable for implementations in data centers, enterprise networks, and high-speed computing environments where efficiency and performance cannot be compromised. Its ability to seamlessly interface with multiple protocols in a single design makes it an attractive choice for multi-functional devices requiring adaptive data processing capabilities.
The AXI4 DMA Controller by Digital Blocks is engineered to facilitate efficient data transfers within hardware configurations, offering multi-channel support ranging from 1 to 16 channels. This makes it adaptable for varying data throughput needs, whether for small data packets or extensive data transfers. It features independent read and write controllers for each channel, supporting both scatter and gather linked-list transactions, ensuring maximum efficiency. Designed with the AMBA AXI protocol in mind, this DMA controller ensures seamless integration with other system components, making it ideal for high-performance computing tasks that require substantial data movement. The ability of users to program burst lengths and manage 4K boundary crossings enhances its adaptability for different application scenarios, from network systems to complex AV processing. The controller also allows for a high degree of customization to accommodate specific needs. Options to tailor features can help systems minimize silicon area while managing licensing costs effectively. Software compilation is further streamlined by the extensive suite of provided specification documents and test benches, guaranteeing reliable performance across diverse operational environments.
eTopus's ePHY-11207 stands out in their SerDes lineup by achieving data rates up to 112 Gbps, a leap forward for scenarios demanding ultra-high bandwidth and low-latency communication. Constructed on a 7nm platform, this product is tailored for state-of-the-art applications in both enterprise and advanced data center environments. The architecture of the ePHY-11207 is conducive to handling extensive insertion loss ranges and high-sensitivity demands typical of contemporary optical and copper interconnects. Its adaptability is further enhanced by embedded proprietary DSP algorithms that permit fine-tuning of performance in sub-millisecond timeframes, a feature that assures operational stability even amidst jitter-inducing environments. In addition to backing numerous protocols such as Ethernet and PCIe, the ePHY-11207's low BER and extensive diagnostic capabilities make it a prime candidate for rapid deployment in high-density network settings. Such versatility not only supports robust infrastructure but also enhances overall throughput efficiency.
The DisplayPort Transmitter is a highly advanced solution designed to seamlessly transmit high-definition audio and video data between devices. It adheres to the latest VESA standards, ensuring it can handle DisplayPort 1.4 and 2.1 specifications with ease. The transmitter is engineered to support a plethora of audio interfaces including I2S, SPDIF, and DMA, making it highly adaptable to a wide range of consumer and professional audio-visual equipment. With features focused on AV sync and timing recovery, it ensures smooth and uninterrupted data flow even in the most demanding applications. This transmitter is particularly beneficial for those wishing to integrate top-of-the-line audio and video synchronization within their projects, offering customizable sound settings that can accommodate unique user requirements. It's robust enough to be used across industry sectors, from high-end consumer electronics like gaming consoles and home theater systems to professional equipment used in broadcast and video wall displays. Moreover, the DisplayPort Transmitter's architecture facilitates seamless integration into existing FPGA and ASIC systems without a hitch in performance. Comprehensive compliance testing ensures that it is compatible with a wide base of devices and technologies, making it a dependable choice for developers looking to provide comprehensive DisplayPort solutions. Whether it's enhancing consumer electronics or powering complex industry-specific systems, the DisplayPort Transmitter is built to deliver exemplary performance.
The CANmodule-IIIx by Inicore is an enhanced CAN controller with a design that caters to sophisticated system-on-chip requirements. It features 32 receive and 32 transmit mailboxes, offering substantial flexibility and control over CAN network traffic. This module is ideal for applications necessitating high throughput and advanced message handling. Its compliance with full CAN2.0B standards ensures wide applicability across various sectors, making it an integral part of communication systems in automotive and industrial fields. The CANmodule-IIIx delivers an excellent balance of performance and functionality.
The PLL12G, serving as a Clock Multiplication Unit, is engineered to generate clock outputs in the 8.5GHz to 11.3GHz range, complementing a host of transceiver standards like 10GbE and OC-192. It operates with low power consumption, courtesy of IBM's 65nm process, making it suitable for various clocking modes crucial in phase-locked loop systems. Its diverse functionality ensures it's integral to telecommunications infrastructures where multiple clocking modes, including FEC support, are required.
Topaz FPGAs are designed for high-volume production applications where cost efficiency, compact form factor, and energy efficiency are paramount. These FPGAs integrate a set of commonly used features and protocols, such as MIPI, Ethernet, and PCIe Gen3, making them ideal for use in machine vision, robotics, and consumer electronics. With logic densities ranging from 52,160 to 326,080 logic elements, Topaz FPGAs provide versatile support for complex applications while keeping power consumption low.\n\nThe advanced Quantum™ compute fabric in Topaz allows for effective packing of logic in XLR cells, which enhances the scope for innovation and design flexibility. These FPGAs excel in applications requiring substantial computational resources without a hefty power draw, ensuring broad adaptability across various use cases. Topaz's integration capabilities allow for straightforward system expansion, enabling seamless scaling of operations from R&D phases to full production.\n\nThe Topaz FPGA family is engineered to cater to extended product life cycles, which is crucial for industries like automotive and industrial automation where long-term system stability is essential. With multiple package options, including small QFP packages for reduced BoM costs, Topaz FPGAs provide an economically attractive option while ensuring support for high-speed data applications. Efinix's commitment to maintaining a stable product supply until at least 2045 assures partners of sustained innovation and reliability.
iWave Global introduces the ARINC 818 Switch, a pivotal component in the management and routing of video data within avionics systems. Designed for applications that require efficient video data distribution and management, the switch is optimized for performance in environments with stringent data handling requirements. The switch's architecture supports a high level of bandwidth, allowing for the smooth routing of multiple video streams in real-time. Its design includes advanced features that ensure low-latency, error-free data transfer, integral to maintaining the integrity and reliability of video data in critical applications. Featuring robust interoperability characteristics, the ARINC 818 Switch easily integrates into existing systems, facilitating modular expansion and adaptability to new technological standards. It is indispensable for any aerospace project that involves complex video data management, providing a stable platform for video data routing and switching.
ASPER is an advanced 79 GHz mmWave radar offering expansive 180-degree field coverage, designed to excel in park assist solutions. This radar module replaces traditional ultrasonic systems with improved accuracy, capable of extended detection ranges from 5 cm to 100 meters. Its adaptability across various vehicle classes makes it ideal for applications in automotive, transportation, and industrial environments, delivering unparalleled performance even in adverse conditions.
The GenAI v1-Q from RaiderChip brings forth a specialized focus on quantized AI operations, reducing memory requirements significantly while maintaining impressive precision and speed. This innovative accelerator is engineered to execute large language models in real-time, utilizing advanced quantization techniques such as Q4_K and Q5_K, thereby enhancing AI inference efficiency especially in memory-constrained environments. By offering a 276% boost in processing speed alongside a 75% reduction in memory footprint, GenAI v1-Q empowers developers to integrate advanced AI capabilities into smaller, less powerful devices without sacrificing operational quality. This makes it particularly advantageous for applications demanding swift response times and low latency, including real-time translation, autonomous navigation, and responsive customer interactions. The GenAI v1-Q diverges from conventional AI solutions by functioning independently, free from external network or cloud auxiliaries. Its design harmonizes superior computational performance with scalability, allowing seamless adaptation across variegated hardware platforms including FPGAs and ASIC implementations. This flexibility is crucial for tailoring performance parameters like model scale, inference velocity, and power consumption to meet exacting user specifications effectively. RaiderChip's GenAI v1-Q addresses crucial AI industry needs with its ability to manage multiple transformer-based models and confidential data securely on-premises. This opens doors for its application in sensitive areas such as defense, healthcare, and financial services, where confidentiality and rapid processing are paramount. With GenAI v1-Q, RaiderChip underscores its commitment to advancing AI solutions that are both environmentally sustainable and economically viable.
ISPido on VIP Board is a customized runtime solution tailored for Lattice Semiconductors’ Video Interface Platform (VIP) board. This setup enables real-time image processing and provides flexibility for both automated configuration and manual control through a menu interface. Users can adjust settings via histogram readings, select gamma tables, and apply convolutional filters to achieve optimal image quality. Equipped with key components like the CrossLink VIP input bridge board and ECP5 VIP Processor with ECP5-85 FPGA, this solution supports dual image sensors to produce a 1920x1080p HDMI output. The platform enables dynamic runtime calibration, providing users with interface options for active parameter adjustments, ensuring that image settings are fine-tuned for various applications. This system is particularly advantageous for developers and engineers looking to integrate sophisticated image processing capabilities into their devices. Its runtime flexibility and comprehensive set of features make it a valuable tool for prototyping and deploying scalable imaging solutions.
The Orion MFH IP Cores are designed for optimal performance in 4G mobile fronthaul networks, compliant with the ITU-T specifications for CPRI signal multiplexing. They adeptly handle various CPRI options, ranging from 2.4576 Gbps to 12.16512 Gbps, ensuring high compatibility and performance. Featuring both muxponder and transponder configurations, Orion cores facilitate the efficient mapping and transport of CPRI signals via Optical Transport Network infrastructures, ideal for modern telecommunications frameworks. Their advanced capabilities enable telecommunications providers to enhance their network reliability and service delivery, adapting seamlessly to different fronthaul scenarios.
The UDP Offload Engine is crafted to amplify data transmission by reducing CPU intervention in the data communication process. Specifically tailored for systems requiring accelerated UDP packet handling, this IP effectively boosts performance in applications needing minimized jitter and maximum throughput efficiencies without burdening the central processor. This offload engine is a critical component in environments where data flows need to be expedited, such as high-volume streaming and real-time communication applications. Its architecture supports extensive session management and high packet rates, maintaining efficiency and reliability in large-scale network deployments. By offloading UDP processes, it streamlines data pathways which, in turn, reduces computational delays, enhancing overall system dynamics. The seamless integration that the UOE offers makes it a preferred choice for organizations looking to enhance their networking stack while reducing operational costs due to its reduced dependency on traditional CPU processes.
The Tentiva Video FMC is a versatile board crafted for sophisticated video processing tasks. Its modular setup, featuring two PHY slots, facilitates easy customization and expansion. These slots are equipped to support high-speed data communication, providing up to 20 Gbps, making it suitable for a range of digital video projects. The Tentiva board's compatibility with various PHY cards, including the DisplayPort 2.1 TX and RX cards, allows it to flexibly manage video transmission and reception tasks. These cards are specifically designed to work with DisplayPort-compatible devices, such as monitors and GPUs, ensuring seamless and reliable performance in handling DisplayPort video signals. Furthermore, the Tentiva is meticulously crafted to integrate with FPGA development boards that incorporate FMC headers. This capability offers extensive adaptability and expands its utilities in numerous development environments, thereby making it an essential tool for professionals in digital video processing.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!