All IPs > Analog & Mixed Signal > PLL
The Analog & Mixed Signal PLL (Phase-Locked Loop) category of semiconductor IP at Silicon Hub encompasses a collection of sophisticated circuit designs used primarily for frequency synthesis, clock management, and timing in integrated circuits. PLLs are indispensable in a variety of electronic applications where synchronized frequency and phase-locked signals are crucial. This class of semiconductor IPs is pivotal for ensuring stable and reliable operations in digital and analog systems alike.
PLLs are widely utilized in communication systems, consumer electronics, and computing devices. In communication systems, they play a critical role in modulating and demodulating signals, ensuring accurate data transmission. Consumer electronics, such as smartphones, tablets, and gaming devices, leverage PLL technology to maintain accurate system clocks, which is essential for digital signal processing and multimedia performance. In computing, PLLs help in maintaining synchronous operations between processors and memory, allowing seamless multitasking and high-speed data processing.
Within this category, you will find a variety of PLL designs and architectures, each tailored to specific application needs, including fractional-N PLLs, integer-N PLLs, and Delay-Locked Loops (DLLs). These variants offer different advantages, such as reduced phase noise, higher frequency stability, and improved design flexibility. Additionally, some advanced PLL IPs incorporate features like spread spectrum clocking to minimize electromagnetic interference, making them suitable for use in sensitive electronic environments.
Overall, the Analog & Mixed Signal PLL semiconductor IPs available at Silicon Hub are integral components that help optimize the performance, efficiency, and reliability of modern electronic systems. They enable designers and engineers to tackle complex clocking requirements and achieve precise control over signal timing, which is a cornerstone of innovation in technology sectors ranging from telecom to computing and beyond.
Silicon Creations delivers precision LC-PLLs designed for ultra-low jitter applications requiring high-end performance. These LC-tank PLLs are equipped with advanced digital architectures supporting wide frequency tuning capabilities, primarily suited for converter and PHY applications. They ensure exceptional jitter performance, maintaining values well below 300fs RMS. The LC-PLLs from Silicon Creations are characterized by their capacity to handle fractional-N operations, with active noise cancellation features allowing for clean signal synthesis free of unwanted spurs. This architecture leads to significant power efficiencies, with some IPs consuming less than 10mW. Their low footprint and high frequency integrative capabilities enable seamless deployments across various chip designs, creating a perfect balance between performance and size. Particular strength lies in these PLLs' ability to meet stringent PCIe6 reference clocking requirements. With programmable loop bandwidth and an impressive tuning range, they offer designers a powerful toolset for achieving precise signal control within cramped system on chip environments. These products highlight Silicon Creations’ commitment to providing industry-leading performance and reliability in semiconductor design.
The Ring PLLs offered by Silicon Creations illustrate a versatile clocking solution, well-suited for numerous frequency generation tasks within integrated circuit designs. Known for their general-purpose and specialized applications, these PLLs are crafted to serve a massive array of industries. Their high configurability makes them applicable for diverse synthesis needs, acting as the backbone for multiple clocking strategies across different environments. Silicon Creations' Ring PLLs epitomize high integration with functions tailored for low jitter and precision clock generation, suitable for battery-operated devices and systems demanding high accuracy. Applications span from general clocking to precise Audio Codecs and SerDes configurations requiring dedicated performance metrics. The Ring PLL architecture achieves best-in-class long-term and period jitter performance with both integer and fractional modes available. Designed to support high volumes of frequencies with minimal footprint, these PLLs aid in efficient space allocation within system designs. Their use of silicon-proven architectures and modern validation methodologies assure customers of high reliability and quick integration into existing SoC designs, emphasizing low risk and high reward configurations.
Altek's 3D Imaging Chip is a breakthrough in the field of vision technology. Designed with an emphasis on depth perception, it enhances the accuracy of 3D scene capturing, making it ideal for applications requiring precise distance gauging such as autonomous vehicles and drones. The chip integrates seamlessly within complex systems, boasting superior recognition accuracy that ensures reliable and robust performance. Building upon years of expertise in 3D imaging, this chip supports multiple 3D modes, offering flexible solutions for devices from surveillance robots to delivery mechanisms. It facilitates medium-to-long-range detection needs thanks to its refined depth sensing capabilities. Altek's approach ensures a comprehensive package from modular design to chip production, creating a cohesive system that marries both hardware and software effectively. Deployed within various market segments, it delivers adaptable image solutions with dynamic design agility. Its imaging prowess is further enhanced by state-of-the-art algorithms that refine image quality and facilitate facial detection and recognition, thereby expanding its utility across diverse domains.
Systems4Silicon's DPD solution enhances power efficiency in RF power amplifiers by using advanced predistortion techniques. This technology is part of a comprehensive subsystem known as FlexDPD, which is adaptive and scalable, independent of any particular hardware platform. It supports multiple radio standards, including 5G and O-RAN, and is ready for deployment on either ASICs or FPGA platforms. Engineered for field performance, it offers a perfect balance of reliability and adaptability across numerous applications, meeting broad technical requirements.
The Ultra-Low Latency 10G Ethernet MAC from Chevin Technology is designed for FPGA applications that prioritize speed and efficiency. This IP core achieves exceptional data transfer rates with minimized latency, making it ideal for projects where time-sensitive communication is critical. Its design focuses on reducing the complexity and power consumption typical of high-speed Ethernet solutions. A key advantage of this ultra-low latency MAC is its ability to operate without the need for additional CPUs or software, thanks to its all-logic architecture. This not only simplifies integration but also reduces the overall footprint of the design, allowing more space for other functionalities within the FPGA. Targeting industries such as defense and data storage, this Ethernet MAC ensures high reliability and performance. It allows for seamless implementation into various FPGA platforms, demonstrating Chevin Technology's commitment to versatile and adaptable design solutions that meet specific industry needs.
Silicon Creations offers a diverse suite of PLLs designed for a wide range of clocking solutions in modern SoCs. The Robust PLLs cover an extensive range of applications with their multi-functional capability, adaptable for various frequency synthesis needs. With ultra-wide input and output capabilities, and best-in-class jitter performances, these PLLs are ideal for complex SoC environments. Their construction ensures modest area consumption and application-appropriate power levels, making them a versatile choice for numerous clocking applications. The Robust PLLs integrate advanced designs like Low-Area Integer PLLs that minimize component usage while maximizing performance metrics, crucial for achieving high figures of merit concerning period jitter. High operational frequencies and superior jitter characteristics further position these PLLs as highly competitive solutions in applications requiring precision and reliability. By incorporating innovative architectures, they support precision data conversion and adaptable clock synthesis for systems requiring both integer and fractional-N modes without the significant die area demands found in traditional designs.
The 10G Ethernet MAC and PCS from Chevin Technology offers a high-performance solution for FPGA-based applications requiring efficient data transfer. Designed to maximize link utilization, this IP core provides sustained high throughput with minimal latency, utilizing a compact architecture that saves space and power. The core is suitable for environments that demand reliable Ethernet connectivity, ensuring optimal performance in FPGA designs. This IP core is particularly beneficial for energy-conscious applications as it operates with lower power consumption compared to solutions requiring additional CPU or software components. The design is optimized for both Intel and AMD FPGAs, providing a versatile solution that is easy to integrate into existing projects. By providing robust data transfer capabilities, the 10G Ethernet MAC and PCS core supports cutting-edge applications in fields such as industrial imaging, data storage, and scientific research. Its design ensures that users can implement multiple cores within a single FPGA, offering flexibility and scalability for a range of Ethernet needs.
High-Speed PLL by SkyeChip provides robust phase-locked loop solutions, crucial in maintaining clock stability across a variety of semiconductor applications. This product focuses on delivering high precision and stability, accommodating diverse frequency ranges and supporting advanced clocking strategies, ensuring reliability in complex system on chip (SoC) environments.
The THOR platform is a versatile tool for developing application-specific NFC sensor and data logging solutions. It incorporates silicon-proven IP blocks, creating a comprehensive ASIC platform suitable for rigorous monitoring and continuous data logging applications across various industries. THOR is designed for accelerated development timelines, leveraging low power and high-security features. Equipped with multi-protocol NFC capabilities and integrated temperature sensors, the THOR platform supports a wide range of external sensors, enhancing its adaptability to diverse monitoring needs. Its energy-efficient design allows operations via energy harvesting or battery power, ensuring sustainability in its applications. This platform finds particular utility in sectors demanding precise environmental monitoring and data management, such as logistics, pharmaceuticals, and industrial automation. The platform's capacity for AES/DES encrypted data logging ensures secure data handling, making it a reliable choice for sectors with stringent data protection needs.
D2D® Technology, developed by ParkerVision, is a revolutionary approach to RF conversion that transforms how wireless communication operates. This technology eliminates traditional intermediary stages, directly converting RF signals to digital data. The result is a more streamlined and efficient communication process that reduces complexity and power consumption. By bypassing conventional analog-to-digital conversion steps, D2D® achieves higher data accuracy and reliability. Its direct conversion approach not only enhances data processing speeds but also minimizes energy usage, making it an ideal solution for modern wireless devices that demand both performance and efficiency. ParkerVision's D2D® technology continues to influence a broad spectrum of wireless applications. From improving the connectivity in smartphones and wearable devices to optimizing signal processing in telecommunication networks, D2D® is a cornerstone of ParkerVision's technological offerings, illustrating their commitment to advancing communication technology through innovative RF solutions.
The Silicon Creations Programmable Delta-Sigma Fractional PLL is a multi-function, general purpose frequency synthesizer. Ultra-wide input and output ranges along with best-in-class jitter performance allow the PLL to be used for almost any clocking application. With excellent supply noise immunity, the PLL is ideal for use in noisy mixed-signal SoC environments. By combining ultra-low jitter output clocks into a low power, low area, widely programmable design, Silicon Creations can greatly simplify an SoC by enabling a single macro to be used for all clocking applications in the system.
The SiGe BiCMOS technology is designed to handle demanding RF applications with optimal efficiency. This solution provides low noise figures and exceptional linearity, catering to wireless communication needs. With the inclusion of silicon-germanium, the technology leverages the benefits of reduced power consumption while maintaining high performance. In the RF domain, SiGe BiCMOS stands out due to its effective integration of high-speed bipolar and low-power CMOS transistors on the same chipset, enhancing its appeal for designers. This integration supports a wide range of frequencies, addressing the diverse needs of today's communication systems. Engineers often choose SiGe BiCMOS for applications where both analog and digital processing are required on a single platform. Its versatility and reliability make it ideal for infrastructure markets and portable devices, helping designers achieve their performance targets while streamlining manufacturing processes.
The CC-205 is a wideband CMOS rectifier suited for RF applications. Distinguished by its capability to interface directly with antennas without the need for a matching network, this rectifier manages full wave or half wave rectification. With a notable low return loss for superior power transfer, it functions efficiently across wide frequency ranges, translating inputs from -18 dBm up to +33 dBm into efficient outputs with conversion efficiencies reaching 90%.
The BlueLynx Chiplet Interconnect system provides an advanced die-to-die connectivity solution designed to meet the demanding needs of diverse packaging configurations. This interconnect solution stands out for its compliance with recognized industry standards like UCIe and BoW, while offering unparalleled customization to fit specific applications and workloads. By enabling seamless connection to on-die buses and Networks-on-Chip (NoCs) through standards such as AMBA, AXI, ACE, and CHI, BlueLynx facilitates faster and cost-effective integration processes. The BlueLynx system is distinguished by its adaptive architecture that maximizes silicon utilization, ensuring high bandwidth along with low latency and power efficiency. Designed for scalability, the system supports a remarkable range of data rates from 2 to 40+ Gb/s, with an impressive bandwidth density of 15+ Tbps/mm. It also provides support for multiple serialization and deserialization ratios, ensuring flexibility for various packaging methods, from 2D to 3D applications. Compatible with numerous process nodes, including today’s most advanced nodes like 3nm and 4nm, BlueLynx offers a progressive pathway for chiplet designers aiming to streamline transitions from traditional SoCs to advanced chiplet architectures.
The Aeonic Integrated Droop Response System sets a new standard in addressing voltage droop issues within integrated circuits through its advanced droop detection and response capabilities. It is uniquely engineered to provide rapid, fine-grained DVFS capabilities, allowing significant reductions in system power requirements. With multi-threshold detection features and support for remote/local droop detection, this system effectively facilitates monitoring and management of critical silicon health metrics. The robust observability and programmability features make it an indispensable asset for adapting to silicon aging and optimizing lifecycle analytics.
Analog Bits offers advanced clocking solutions pivotal for synchronized system operations. Their clocking IP ensures precise timing protocols, crucial for data-intensive applications, minimizing latency and enhancing overall system coherence. With innovations in PLL technologies, they cater to diversified clock rates and configurations, capable of synchronous operations across broad process nodes. By adeptly managing jitter and skew, these IPs promise heightened data integrity needed in high-performance environments. The clocking solutions are crafted to adapt to various semiconductor manufacturing process nodes, providing versatile adaptability and integration ease. These solutions support a multitude of applications, underscoring their relevance in domains demanding high-speed data processing and transmission. As a result, devices can seamlessly manage high throughput while maintaining stability and reliability in execution. Moreover, the state-of-the-art design in Analog Bits’ clocking solutions facilitates enhanced manufacturing yields and reduced time to market, marking their vital role in streamlined product development cycles. With robust performance across a range of environmental conditions, these IPs set a precedent in dependable time signal distribution, essential for modern complex systems.
This technology represents a significant innovation in the field of wireless energy transfer, allowing for the efficient transmission of power without physical connections or radiation. By leveraging magnetic resonance, this non-radiative energy transfer system can power devices over distances with high efficiency. It's designed to be safe and environmentally friendly, avoiding the pitfalls of electromagnetic radiation while maintaining a high level of power transfer efficiency. The technology finds its applications in various sectors, including consumer electronics, automotive, and industrial applications where it provides a seamless and reliable solution to power transfer needs. The system's capability to transfer power efficiently without contact makes it ideal for scenarios where traditional power connections might be impractical or inconvenient, enabling new levels of convenience and flexibility for users. Designed to integrate smoothly with existing infrastructure, this energy transfer system can significantly reduce reliance on traditional charging methods, paving the way for more innovative and sustainable energy solutions. Furthermore, the system's architecture is geared towards scalability and adaptability, making it suitable for a wide range of devices and use cases.
The FCM1401 is a highly efficient 14GHz CMOS power amplifier tailored for applications within the Ku-band spectrum, typically ranging from 12.4GHz to 16GHz. It excels in performance by delivering significant RF output power also characterized by a gain of 22dB. This amplifier is engineered with a power added efficiency (PAE) of 47%, making it an optimal choice for long-range communication systems where energy conservation is paramount. Additionally, it operates with a supply voltage of 1.8V, which aligns with its design for lower power consumption. This product is available in a QFN package, providing a compact solution for modern RF system designs.
TechwidU's Band-Gap Reference integrates a stable voltage reference ranging from 0.6V to 1.2V with an operational current of 25µA. With an accuracy between 1% to 3% over typical operating conditions, this reference is designed for precision across diverse environmental parameters.
ShortLink offers a powerful and comprehensive RF Transceiver IP for 433, 868, and 915 MHz frequency bands, which is compliant with the IEEE 802.15.4-2015 standard. With features like data rates ranging from 1.2 k to 500 kbps, it provides a robust solution for diverse low-power wireless network applications. The transceiver handles both transmission and reception at various bands, making it suitable for worldwide deployment. The integration is simplified with built-in voltage regulators, bandgap references, and bias generation. The flexible design of this RF transceiver supports different modulation techniques, including GFSK, BPSK, and O-QPSK, catering to a wide range of communication needs. The configurable architecture ensures compatibility with custom protocols beyond standard applications, providing adaptability for unique project requirements. Built for reliability, the IP showcases RX sensitivity down to -106 dBm and TX power ranging from -20 to +8 dBm, ensuring long-distance communication capabilities and excellent power efficiency. The inherent compliance with standard wireless communication protocols eliminates the need for external radio chips, streamlining the integration process into various SoC designs.
The Aeonic Generate family offers robust digital PLL solutions for optimized clock generation across multiple application areas. These modules provide exceptional observability, making them suitable for sectors such as 5G, aerospace, and automotive applications. The solutions feature a synthesizable and area-efficient architecture, allowing for seamless integration and operational flexibility. Beyond standard clock generation, the product supports dramatic improvements in dynamic voltage and frequency scaling (DVFS) response times, enabling enhanced system performance through precise clock speed control. Aeonic Generate modules are both programmable and process portable, remaining efficient across different process technologies.
Certus Semiconductor's Analog I/O offerings bring ultra-low capacitance and robust ESD protection to the forefront. These solutions are crafted to handle extreme voltage conditions while securing signal integrity by minimizing impedance mismatches. Key features include integrated ESD and power clamps, support for broad RF frequencies, and the ability to handle signal swings below ground. Ideal for high-speed RF applications, these Analog I/Os provide superior protection and performance, aligning with the most demanding circuit requirements.
Designed to provide comprehensive weather monitoring, the MVWS4000 series integrates humidity, pressure, and temperature sensors into a single compact package. Utilizing Silicon Carbide technology, these sensors are fine-tuned for durability and an ultra-low power footprint, making them suitable for sensitive and energy-efficient applications in various environments.
Thermal oxide, often referred to as SiO2, is an essential film used in creating various semiconductor devices, ranging from simple to complex structures. This dielectric film is created by oxidizing silicon wafers under controlled conditions using high-purity, low-defect silicon substrates. This process produces a high-quality oxide layer that serves two main purposes: it acts as a field oxide to electrically insulate different layers, such as polysilicon or metal, from the silicon substrate, and as a gate oxide essential for device function. The thermal oxidation process occurs in furnaces set between 800°C to 1050°C. Utilizing high-purity steam and oxygen, the growth of thermal oxide is meticulously controlled, offering batch thickness uniformity of ±5% and within-wafer uniformity of ±3%. With different techniques used for growth, dry oxidation results in slower growth, higher density, and increased breakdown voltage, whereas wet oxidation allows faster growth, even at lower temperatures, facilitating the formation of thicker oxides. NanoSILICON, Inc. is equipped with state-of-the-art horizontal furnaces that manage such high-precision oxidation processes. These furnaces, due to their durable quartz construction, ensure stability and defect-free production. Additionally, the processing equipment, like the Nanometrics 210, inspects film thickness and uniformity using advanced optical reflection techniques, guaranteeing a high standard of production. With these capabilities, NanoSILICON Inc. supports a diverse range of wafer sizes and materials, ensuring superior quality oxide films that meet specific needs for your semiconductor designs.
TimeServo is a sophisticated System Timer IP Core for FPGAs, providing high-resolution timing essential for line-rate independent packet timestamping. Its architecture allows seamless operation without the need for associated host processor interaction, leveraging a flexible PI-DPLL which utilizes an external 1 PPS signal, ensuring time precision and stability across applications. Besides functioning as a standalone timing solution within an FPGA, TimeServo offers multi-output capabilities with up to 32 independent time domains. Each time output can be individually configured, supporting multiple timing formats, including Binary 48.32 and IEEE standards, which offer great flexibility for timing-sensitive applications. TimeServo uniquely combines software control via an AXI interface with an internal, logically-heavy phase accumulator and Digital Phase Locked Loop mechanisms, achieving impressive jitter performance. Consequently, TimeServo serves as an unparalleled solution for network operators and developers requiring precise timing and synchronization in their systems.
The JESD204B Multi-Channel PHY is a highly advanced high-speed interface core designed for multi-channel applications, offering data rates up to 12.5Gbps. It excels in supporting deterministic latency features and SYSREF functionality, which are crucial for synchronizing data transfer across channels in high-performance systems. The core implements 8b/10b encoding/decoding and scrambling for reliable data transmission, ensuring robust performance in diverse applications. This IP is adaptable to a range of system needs with its independent design for both transmission and reception, facilitating seamless integration into existing hardware architectures. It supports a variety of data flow packet configurations, offering flexible channel arrangements tailored to specific application requirements. The core’s versatility is further enhanced by its support for multiple process technologies, including 65nm, 55nm, 40nm, and 28nm nodes, allowing for integration with different semiconductor platforms. The JESD204B PHY is engineered to meet the needs of applications such as telecommunications and data acquisition systems, where high-speed data transfer and reliability are paramount. Its design is optimized to provide not only speed and efficiency but also compatibility with different deployment environments, making it an essential component for cutting-edge electronic systems.
The hellaPHY Positioning Solution from PHY Wireless is crafted to optimize IoT deployments across various environments using 5G networks. It melds advanced algorithms with cutting-edge edge computing capabilities to deliver stunningly accurate and efficient location services. The technology, by leveraging existing cellular infrastructures, achieves superior accuracy akin to GNSS systems but at a fraction of the power and data cost, making it ideal for environments where traditional systems falter. What distinguishes hellaPHY is its ability to independently estimate locations within the device, preserving user privacy by avoiding external storage or cloud computation of location data. This self-sufficiency not only ensures data security but also dramatically reduces network congestion, furthering its utility in dense IoT networks. The hellaPHY solution boasts adaptability to existing infrastructure, providing operators with unprecedented spectral efficiency. It allows seamless integration into various devices with minimal impact on current setups, providing a compelling reason for firms to employ this breakthrough technology for boosting IoT scalability and performance.
VeriSyno provides a broad array of analog solutions ranging from ADCs to PLLs and LDOs, encompassing process technologies from 28nm to 65nm. Catering to both advanced and legacy processes, the solutions are designed to deliver exceptional performance while maintaining power efficiency. Clients can receive customized IP porting services to suit their specific technological requirements, spanning from cutting-edge techniques to more traditional methodologies.
The RF-SOI and RF-CMOS platform is distinguished by its ability to optimize wireless communication components for high frequencies and low power consumption applications. Building on Silicon on Insulator (SOI) technology, this platform allows for improved isolation and reduced parasitic capacitance, enhancing RF performance. This combination of SOI and CMOS technology provides the versatility needed to address stringent requirements in RF signal processing, making it a prime choice for designing cutting-edge wireless devices. The technology's capabilities support advancements in 5G networks and IoT devices, where precision and efficiency are critical. Designed for scalability, the RF-SOI and RF-CMOS platform empowers engineers to leverage component miniaturization while maintaining excellent performance, catering to the demands of complex infrastructure requirements in the telecommunications industry.
Designed for reduced footprint and enhanced reliability, the Cap-less LDO provides a steady output current of 100mA. Operating over a broad input voltage range from 1.7V to 5.5V, it’s ideal for minimalistic applications where board space is at a premium and capacitive load concerns must be mitigated.
The TimeServoPTP is an advanced system timer designed for FPGAs that enhances the capabilities laid out by the standard TimeServo, incorporating an IEEE 1588v2 PTP compliant ordinary clock implementation directly into the FPGA hardware. This solution enables both 1-step and 2-step synchronization with external network time masters, facilitating precise timekeeping with minimal drift. This single-component solution operates independently, providing accurate synchronized time across different network applications. It supports a variety of output configurations, adapted for unique user requirements, each capable of outputting a distinct pulse per second at designated times according to user-supplied clocks. Operating with atomic resolution, the TimeServoPTP is equipped with sophisticated logical controls and a Gardner Type-2 Digital Phase Locked Loop, making it ideal for distributed systems where precise timekeeping is essential. Designed with high compatibility, it functions across leading FPGA devices from Intel and Xilinx, ensuring wide feasibile deployment across technological environments.
eSi-Analog offers silicon-proven analog technology, essential for integrating critical analog functionality in custom ASIC and SoC devices. This low-power IP is optimized to operate efficiently across leading foundry processes, providing the necessary adaptability for a range of applications from communication systems to healthcare devices.
Crafted for high-frequency applications, the FCM3801-BD is a 39GHz CMOS power amplifier that addresses the needs of 5G mmWave communication systems. Its capability to operate across frequencies of 32GHz to 44GHz positions it as a versatile choice for next-gen network infrastructure, ensuring robust signal integrity and extended reach. With a gain of 19dB and a PAE of 45%, it exemplifies efficiency by converting more power into the RF output. Its compact bare die format allows for seamless integration and versatility in design. Sporting a 1.8V supply voltage, it aligns with demands for reduced power usage in energy-conscious digital infrastructure developments.
The JPEG2000 Video Compression Solution is designed to enable high-quality video compression and decompression within FPGAs, supporting both lossy and lossless compression. Utilizing JPEG2000 standards, the solution provides superior image quality and flexibility for a wide range of applications, from digital cinema to medical imaging. It allows for scalable processing, eliminating the need for external processors, and supports extensive customization to meet specific project needs.
Advinno Technologies' PLLs are crucial components used in a variety of electronic systems for frequency synthesis and timing management. Essential for achieving precise timing, these phase-locked loops are integrated into numerous applications, ensuring reliable and stable frequency control. The technology is fundamental for improving signal integrity and optimizing system performance, pertinent in communication and processing devices. These PLLs are designed to meet the diverse needs of modern electronic applications, supporting a broad range of frequencies and offering exceptional phase noise performance. Their architecture facilitates seamless integration into complex systems, enabling efficient resource management and bandwidth optimization. The versatility of Advinno's PLLs makes them an invaluable asset in various sectors, including telecommunications and consumer electronics. With a focus on innovation, Advinno's PLLs are crafted using state-of-the-art processes to ensure maximum efficiency and reliability. These components are adaptable to numerous process nodes and foundries, underscoring their flexibility in design and application. This adaptability is matched with robust support for clients, ensuring optimal outcomes across various deployment scenarios.
This innovative system is designed to enhance the user experience of wireless power transfer applications by ensuring precise alignment and compatibility between power transmitters and receivers. It includes mechanisms for detecting the positioning of a device relative to a charging source, optimizing the alignment process to ensure efficient energy transfer. The system's compatibility detection capabilities allow it to recognize and adapt to various device specifications and charging standards, reducing the risk of charging errors and improving overall system reliability. With this system, users can achieve optimal alignment automatically, making the process of wireless charging simpler and more intuitive. The technology is particularly beneficial in scenarios where positioning is critical for energy transfer efficiency, such as in automotive or portable device applications. It addresses common challenges in wireless power systems, such as alignment drift and signal path obstructions, ensuring that power is delivered smoothly and consistently.
Aeonic Insight is designed to give unparalleled on-die telemetry capabilities for actionable insights within SoCs. Its sensors are ideal for high-demand environments such as data centers and automotive systems, offering extensive observability and programmability. The product's advanced telemetry enhances the visibility into power grids and clock health, enabling teams to make wiser design decisions and integrate effortlessly with third-party silicon analytics platforms. Aeonic Insight helps optimize power usage and system reliability through detailed silicon lifecycle analytics, ensuring efficiency across various processing nodes.
The AFX010x Product Family by SCALINX consists of advanced Analog Front Ends (AFEs) ideal for data-acquisition systems, particularly for benchtop and portable applications. This product family is designed to cater to needs for low power consumption, high signal fidelity, broad bandwidth, and impressive sampling rates. Each Integrated Circuit (IC) features four independent channels, each equipped with a programmable input capacitance, a single-ended to differential-output programmable gain amplifier (PGA), an offset DAC, an ADC, and a digital processor. Housed in a standard 12 mm × 12 mm, 196-ball BGA, these products benefit from the proprietary SCCORE™ technology, which facilitates a compact PCB footprint and energy savings of up to 50%. The AFEs offer a maximum sampling rate of 5 GS/s and maintain consistency with applications requiring high resolution data acquisition, such as USB and PC-based oscilloscopes and non-destructive testing systems. By featuring on-chip clock synthesizers and voltage references, they ensure superior performance with power consumption rates as low as 425 mW per channel. Moreover, these AFEs boast a range of programmable gains and bandwidths, adaptable over wide bipolar voltage ranges, making them extremely flexible to suit various signal processing needs. Their pin-to-pin compatibility across different models simplifies upgrades and customization, maximizing flexibility and adaptability in diverse technological contexts.
The High-Performance PLL designed by ShortLink serves as a critical clock source for demanding ASIC applications across a variety of sectors. This Fractional–N Phase-Locked Loop (PLL) IP offers a high degree of programmability, catering to applications requiring minimal jitter and exacting clock accuracy for communication and data transfer tasks. Engineered to support RF transceiver applications, it comes with differential sine output and allows for buffered multiple phase clock outputs, ensuring versatile usability in complex system designs. Capable of output frequencies reaching up to 2.2 GHz, this PLL features high integration by incorporating an internal voltage-controlled oscillator (VCO), loop filter, and optional crystal oscillator, along with LDO/Bias functionalities, signifying a high level of integration. This integrated design is suitable for noise-sensitive applications, offering a deeply isolated N–Well structure to enhance noise isolation. Ideal for systems requiring precise timing, the PLL can serve a plethora of application needs where reliable, high-frequency clock sources are paramount.
Pico Semiconductor's high-performance PLLs and DLLs are designed to minimize noise while delivering robust performance across various frequency ranges. These components support critical operations in electronics by synchronizing the timing of various integrated circuits, ensuring smooth and efficient performance. The PLL offerings include low noise capabilities with operating frequencies reaching up to 5GHz, suitable for a diverse set of applications that require precise clock generation and signal synchronization. Variants include designs that operate at 3.25GHz and a wide range from 135MHz to 945MHz, adapting to the needs of different systems and environmental conditions. These PLLs and DLLs are particularly essential in multichannel and high-speed data applications where timing accuracy and signal integrity are crucial. They facilitate high-speed data transfer and integration with other components, enhancing the overall system efficiency while reducing power consumption.
The PLL for Satellite Receiver from Bruco IC is an advanced phase-locked loop designed to enhance the performance of satellite receivers. This product is intricately developed to manage frequency synthesis with high precision, a crucial component in the stability and reliability of satellite communications. Built on Bruco's extensive expertise in RF design, this PLL ensures minimal phase noise and robust signal integrity. Targeted for high-frequency operations, the PLL integrates seamlessly into existing satellite infrastructure, providing reliable frequency control necessary for clear and consistent communications. It is engineered to handle a broad range of frequency bands, accommodating the dynamic requirements of satellite transmissions in various environmental conditions. The design prioritizes efficiency and compactness, making it ideal for use in space-constrained satellite systems. Its robust architecture reduces susceptibility to interference, ensuring that the satellite receiver maintains optimal performance. Applications of the PLL for Satellite Receiver extend to both commercial and military satellite systems, providing a versatile solution adaptable to multiple signal processing needs.
This Integer-N Phase-Locked Loop (PLL)-based high frequency synthesizer and clock generator is a versatile component designed to provide precise frequency synthesis and stable clock generation. It integrates a comprehensive loop filter and a voltage-controlled oscillator (VCO), delivering high-performance frequency synthesis for a plethora of applications including communications, consumer electronics, and industrial systems. Offering low phase noise and high resolution, this synthesizer and clock generator is adept at supporting applications that require reliable timing and frequency precision. Its integrated design ensures a compact footprint, making it suitable for integration into systems with space constraints without compromising on performance. The PLL's accuracy and stability are beneficial for systems where timing and synchronization are critical, ensuring harmonized operations across complex systems. Moreover, its adaptability to various system requirements and configurations makes it an essential tool for engineers seeking to optimize their electronic designs. It positions itself as a core component in systems demanding precise control of frequency and timing, contributing substantially to the overall system efficiency and functionality.
The SMPTE 2059-2 Synchronization Solution by Korusys is engineered for synchronizing video and audio signals over IP networks. This involves using an FPGA to implement the necessary logic to align signals with a reference PTP time source and associated clock. The solution is designed for professional broadcast environments, promising high accuracy, low latency synchronization, and ease of integration. It employs advanced software algorithms alongside precise FPGA timestamping, providing a flexible, small footprint solution that is easy to deploy. An API adds further configuration ease, supporting various framerates and timecode generation upon receiving a PTP time source.
Certus Semiconductor's RF/Analog solutions encompass state-of-the-art ultra-low power wireless front-end technologies. These include silicon-proven RF IPs, full-chip RF products, and next-generation wireless IPs. The RF IPs are compatible with various process nodes, offering comprehensive transceiver solutions integrated with digital controls and modern power management strategies. Specialized for wireless applications, these products include transceivers for LTE, Wifi, GNSS, and Zigbee, each meticulously designed to enhance communication reliability and efficiency in any technology node, from 12nm to 65nm processes.
The SMS Fully Integrated Gigabit Ethernet & Fibre Channel Transceiver Core is an advanced solution designed for high-speed data transmission applications. This core incorporates all necessary high-speed serial link blocks, such as high-speed drivers and PLL architectures, which enable precise clock recovery and signal synchronization.\n\nThe transceiver core is compliant with IEEE 802.3z for Gigabit Ethernet and is also compatible with Fibre Channel standards, ensuring robust performance across a variety of network settings. It features an inherently full-duplex operation, providing simultaneous bidirectional data paths through its 10-bit controller interface. This enhances communication efficiency and overall data throughput.\n\nParticularly suited for networks requiring low jitter and high-speed operation, this transceiver includes proprietary technology for superior jitter performance and noise immunity. Its implementation in low-cost, low-power CMOS further provides a cost-effective and energy-efficient solution for high-speed networking requirements.
Incorporating advanced interference management techniques, this wireless energy transfer solution enhances the efficiency and reliability of power transmission over the air. By dynamically adjusting to environmental factors that typically cause interference, this technology ensures a stable power transfer even in challenging conditions. Employing sophisticated algorithms, the system manages power distribution to minimize interference, optimizing the performance and enabling it to power multiple devices simultaneously without conflicts. This advancement is particularly relevant in urban and industrial settings where electromagnetic interference is common, significantly improving energy transfer capabilities in such environments. The system’s ability to maintain high power transfer efficiency amidst potential sources of disruption expands its applicability in both consumer and industrial domains. It integrates seamlessly with existing wireless power infrastructure, offering a robust solution that can adapt to a multitude of environments and requirements. This technology provides distinct advantages for applications requiring high reliability and uninterrupted power delivery, positioning it as a vital component in the evolution of wireless power systems.
The 802.11 LDPC solution offers a high-throughput design intended to meet demanding specifications for wireless communication standards. It features the flexibility to adjust LDPC decoding iterations, balancing throughput with error correction performance based on specific requirements. The system is designed to accommodate on-the-fly configuration from one frame to another, ensuring adaptability in various operating conditions. This feature-rich IP aims to maintain optimal bit-error-rate and packet-error-rate performance to ensure data integrity and reliability in dynamic digital communication environments.
The SiC Schottky Diode from Nexperia is a powerful semiconductor component offering remarkable efficiency and fast switching capabilities. Engineered using Silicon Carbide technology, this diode is ideal for applications that require superior performance in high-frequency operations. Its inherent advantages include low forward voltage drop and minimal reverse recovery losses, which are essential for energy-efficient power electronics. This diode excels in high-pressure environments, supporting applications with stringent power management requirements. The SiC Schottky Diode's ability to operate at higher temperatures compared to silicon diodes makes it an excellent choice for automotive and industrial applications where thermal stability is crucial. This component addresses the growing demand for components capable of performing in advanced and robust electronic systems. Versatile in its application, the SiC Schottky Diode is particularly beneficial in systems where minimizing power loss is critical. It finds extensive use in power factor correction circuits, solar inverters, and industrial power supplies. Nexperia's dedication to high-quality and efficient designs is clearly exemplified in this product, which is crafted to enhance system performance and reliability.
The CC-100IP RF is designed to diminish RF emissions within integrated circuit PowerGrids. By offering substantial improvements in reducing digital dynamic currents and aiding cybersecurity enhancements, this IP is crucial for maintaining efficient and secure electronic systems. It excels in creating the lowest impedance point in IC PowerGrids, enhancing supply filtering, and elevating capacitance performance exponentially.
Designed for 5G mmWave applications, the FCM2801-BD is a 28GHz CMOS power amplifier that brings enhanced RF power to support modern telecommunication needs. With operational frequencies ranging from 23GHz to 36GHz, it offers a gain of 22dB and PAE of 53%, making it highly efficient in delivering superior performance with minimal thermal footprint. Its architecture aligns with next-generation wireless standards, promising reduced system costs and increased lifespan for battery-powered equipment. By operating with a supply voltage of 1.8V, it contributes to energy savings—a critical factor in ever-evolving 5G networks. This amplifier is part of the broader ecosystem of modular designs, available as a bare die for flexibility in integration.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!