All IPs > Wireline Communication > Ethernet
The wireline communication category of Ethernet semiconductor IPs is pivotal in the development of modern high-speed data transfer technologies. Ethernet technology, a mainstay in networking, facilitates the connection of computers to local networks (LANs) and wide-area networks (WANs). This category focuses on semiconductor IPs that implement Ethernet protocols, enabling manufacturers to integrate high-performance networking capabilities into their electronic devices efficiently and cost-effectively.
Ethernet semiconductor IPs are crucial for designing networking chips used in a variety of enterprise, consumer, and industrial applications. These IPs provide the foundational building blocks for implementing Ethernet standards from legacy 10/100 Mbps to the latest Multi-Gigabit Ethernet, including 1G, 10G, 25G, and beyond. Enhanced with features like Energy Efficient Ethernet (EEE) and advanced security mechanisms, these semiconductor IPs ensure optimized performance and reliability essential for today’s data-intensive applications.
The products in this category include a diverse range of Ethernet MAC(medium access control) cores, PHY(physical layer) cores, and network interface controllers, among others. These components work together to manage data packet transmission over Ethernet networks, ensuring seamless communication between connected devices. Designers leverage these Ethernet IPs to create routers, switches, servers, and Internet of Things (IoT) devices that require sophisticated data handling capabilities.
By integrating Ethernet semiconductor IPs, developers and OEMs can achieve faster time-to-market while reducing design risk and cost. These IPs are pre-verified, ensuring compliance with the current Ethernet standards, which accelerates the development cycle for networking equipment. Consequently, Ethernet semiconductor IPs are indispensable for any entity aiming to innovate within the competitive landscape of wireline communication technologies.
The ADQ35 digitizer is designed for high-throughput applications, featuring a dual-channel configuration capable of achieving a sampling rate up to 10 GSPS. This 12-bit digitizer is tailored for applications that require simultaneous data streams and efficient high-speed data transfer, making it ideal for use in advanced signal analysis.
RaiderChip's GenAI v1 is a pioneering hardware-based generative AI accelerator, designed to perform local inference at the Edge. This technology integrates optimally with on-premises servers and embedded devices, offering substantial benefits in privacy, performance, and energy efficiency over traditional hybrid AI solutions. The design of the GenAI v1 NPU streamlines the process of executing large language models by embedding them directly onto the hardware, eliminating the need for external components like CPUs or internet connections. With its ability to support complex models such as the Llama 3.2 with 4-bit quantization on LPDDR4 memory, the GenAI v1 achieves unprecedented efficiency in AI token processing, coupled with energy savings and reduced latency. What sets GenAI v1 apart is its scalability and cost-effectiveness, significantly outperforming competitive solutions such as Intel Gaudi 2, Nvidia's cloud GPUs, and Google's cloud TPUs in terms of memory efficiency. This solution maximizes the number of tokens generated per unit of memory bandwidth, thus addressing one of the primary limitations in generative AI workflow. Furthermore, the adept memory usage of GenAI v1 reduces the dependency on costly memory types like HBM, opening the door to more affordable alternatives without diminishing processing capabilities. With a target-agnostic approach, RaiderChip ensures the GenAI v1 can be adapted to various FPGAs and ASICs, offering configuration flexibility that allows users to balance performance with hardware costs. Its compatibility with a wide range of transformers-based models, including proprietary modifications, ensures GenAI v1's robust placement across sectors requiring high-speed processing, like finance, medical diagnostics, and autonomous systems. RaiderChip's innovation with GenAI v1 focuses on supporting both vanilla and quantized AI models, ensuring high computation speeds necessary for real-time applications without compromising accuracy. This capability underpins their strategic vision of enabling versatile and sustainable AI solutions across industries. By prioritizing integration ease and operational independence, RaiderChip provides a tangible edge in applying generative AI effectively and widely.
The CT25205 is a comprehensive digital core designed for IEEE 802.3cg® 10BASE-T1S Ethernet applications, incorporating the Physical Medium Attachment (PMA), Physical Coding Sublayer (PCS), and Physical Layer Coordination (PLCA) Reconciliation Sublayers. Written in Verilog 2005 HDL, this IP core is versatile enough to be implemented in standard cells and FPGA systems. It interfaces seamlessly with IEEE Ethernet MACs through a Media Independent Interface (MII), and the PLCA RS supports legacy MACs, enhancing functionality without additional extensions. The PMA is compatible with OPEN Alliance 10BASE-T1S PMD, perfect for Zonal Gateways and MCUs in advanced network architectures.
This high-powered TCP Offload Engine aims to deliver superior efficiency by offloading TCP processing from the CPU. By integrating a MAC interface, it reduces processing latencies and broadens throughput, thereby optimizing network operations substantially. This IP suite maintains rapid data processing speeds and addresses a broad array of network optimization needs for today's high-demand environments. Optimized for high-speed networking environments, the TOE offers unprecedented latency reduction through its hardware-accelerated design. The integration of a refined MAC interface plays a crucial role in translating packet data into usable formats swiftly, a crucial factor in enhancing overall system performance, particularly in data-intensive industries. This technology’s edge lies in its ability to seamlessly deliver full data transfer acceleration. Its design caters to enterprises that prioritize low-processing overheads and need to maximize network efficiency without the traditional constraints of higher CPU usage. Thus, Intilop's 10G TCP Offload Engine represents a benchmark in high-performance data handling systems.
The ePHY-5616 is a high-performance SerDes solution from eTopus, designed for versatile use across enterprise, data center, and 5G applications. Operating efficiently at data rates from 1 to 56 Gbps, this product exploits advanced DSP techniques for superior signal integrity and robustness. It accommodates wide insertion loss ranges of 10dB to over 35dB, thus ensuring reliable performance in challenging communication environments. Its architecture supports direct optical drives and quad/octal configurations, making it ideal for network interface cards, routers, and high-speed switches in a data center setup. The embedded DSP architecture is developed with eTopus's proprietary algorithms, which enable rapid SerDes tuning and performance optimization. The ePHY-5616 is also characterized by its low Bit Error Rate (BER), ensuring data reliability and integrity. Moreover, it supports multiple protocols, including Ethernet and PCIe, enhancing its integration potential in modern broadband networks.
The Ethernet Real-Time Publish-Subscribe (RTPS) IP Core provides an all-encompassing solution for Ethernet-based RTPS protocols, ensuring efficient network data management and publication in real-time systems. This IP core supports crucial applications in environments where time-sensitive communication is paramount. Ideal for industrial and aerospace settings, the core manages data transactions with precision, leveraging real-time processing and minimal latency to ensure seamless data exchange. By facilitating controlled and secure communication network streams, the core optimally handles various multi-subscriber environments. With its highly dependable architecture, the RTPS IP Core integrates easily into existing systems, providing scalability and adaptability for evolving network requirements. This capability makes it indispensable for systems demanding high reliability and rapid information exchange across distributed networks.
The ntLDPC_G98042 (17664,14592) IP Core is defined in IEEE 802.3ca-2020, it is used by ITU-T G.9804.2-09.2021 standard document and it is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPCΕ_G98042 encoder IP implements a 256-bit parallel systematic LDPC encoder. The Generator LDPC Matrix is calculated off-line, compressed and stored in ROM. It is partitioned to 12 layers and each layer, when multiplied by the 14592 payload block, produces 256 parity bits. The multiplier architecture may be parameterized before synthesis to generate multiple multiplier instances [1:4,6], in order to effectively process multiple layers in parallel and improve the IP throughput rate. Shortened blocks are supported with granularity of 128-bit boundaries and 384 or 512 parity bits puncturing is also optionally supported. The ntLDPCD_G98042 decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm (OMS) or Layered Lambda-min Algorithm (LMIN). Selecting between the two algorithms presents a decoding performance vs. system resources utilization trade-off. The OMS algorithm is chosen for this implementation, given the high code rate of the Parity Check Matrix (PCM). The ntLDPCD_G98042 decoder IP implements a 256-bit parallel systematic LDPC layered decoder. Each layer corresponds to Z=256 expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZxZ shifted identity sub-matrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers’ LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional syndrome check early termination (ET) criterion, to maintain identical error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. A top level architecture deployment wrapper allows to expand the parallelism degree of the decoder before synthesis, effec-tively implementing a trade-off between utilized area and throughput rate. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components at 128-bit parallel bus interface. This logic is easily portable into any communication protocol, like AXI4 stream IF.
Designed for 10BASE-T1S applications, the CT25203 serves as an essential analog front-end component of Ethernet transceivers. This IP component helps connect host controllers and switches by implementing a 3-pin interface compliant with the OA TC14 specification. It ensures high EMC performance thanks to its compact 8-pin design and manufacturing on high-voltage process technology. Particularly suited for automotive and industrial use, this IP core demonstrates versatility, offering robust communication with minimal footprint.
Designed for applications that require extremely low communication delays, this ultra-low latency Ethernet MAC supports a data rate of 10G. With a round trip in the nanoseconds range, this core is perfect for high-speed communications where timing is critical. The efficient use of FPGA resources allows for additional design logic to be integrated, maximizing the chip's potential.
Chevin Technology offers an Ethernet MAC and PCS solution designed to simplify the integration of Ethernet protocols like TCP/IP and UDP with FPGAs. This IP supports bandwidths of 10G to 100G and features low latency to ensure quick communication times. With a focus on minimal FPGA resource use, it's engineered with a small footprint to fit many cores on a single chip, reducing complexity and cost. Cut-through and store-and-forward modes are available to provide custom solutions based on the workload requirements.
The NaviSoC by ChipCraft is a highly integrated GNSS system-on-chip (SoC) designed to bring navigation technologies to a single die. Combining a GNSS receiver with an application processor, the NaviSoC delivers unmatched precision in a dependable, scalable, and cost-effective package. Designed for minimal energy consumption, it caters to cutting-edge applications in location-based services (LBS), the Internet of Things (IoT), and autonomous systems like UAVs and drones. This innovative product facilitates a wide range of customizations, adaptable to varied market needs. Whether the application involves precise lane-level navigation or asset tracking and management, the NaviSoC meets and exceeds market expectations by offering enhanced security and reliability, essential for synchronization and smart agricultural processes. Its compact design, which maintains high efficiency and flexibility, ensures that clients can tailor their systems to exact specifications without compromise. NaviSoC stands as a testament to ChipCraft's pioneering approach to GNSS technologies.
The ntLDPC_8023CA (17664,14592) IP Core is defined in IEEE 802.3ca-2020 standard document and it is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPCE_8023CA encoder IP implements a 256-bit parallel systematic LDPC encoder. The Generator LDPC Matrix is calculated off-line, compressed and stored in ROM. It is partitioned to 12 layers and each layer when multiplied by the 14592 payload block pro-duces 256 parity bits. The multiplier architecture may be parameterized before synthesis to generate multiple multiplier instances [1 to 6], in order to effectively process multiple layers in parallel and improve the IP throughput rate. Shortened blocks are supported with granularity of 128-bit boundaries and 384 or 512 parity bits puncturing is also optionally supported. The ntLDPCD_8023CA decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm (OMS) or Layered Lambda-min Algorithm (LMIN). Selecting between the two algorithms presents a decoding performance vs system resources utilization trade-off. The OMS algorithm is chosen for this implementation, given the high code rate of the Parity Check Matrix (PCM). The ntLDPCD_8023CA decoder IP implements a 256-bit parallel systematic LDPC layered decoder. Each layer corresponds to Z=256 expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZxZ shifted identity sub-matrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional early termination (ET) criterion, to maintain practically equivalent error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI4 stream IF.
eTopus's ePHY-11207 stands out in their SerDes lineup by achieving data rates up to 112 Gbps, a leap forward for scenarios demanding ultra-high bandwidth and low-latency communication. Constructed on a 7nm platform, this product is tailored for state-of-the-art applications in both enterprise and advanced data center environments. The architecture of the ePHY-11207 is conducive to handling extensive insertion loss ranges and high-sensitivity demands typical of contemporary optical and copper interconnects. Its adaptability is further enhanced by embedded proprietary DSP algorithms that permit fine-tuning of performance in sub-millisecond timeframes, a feature that assures operational stability even amidst jitter-inducing environments. In addition to backing numerous protocols such as Ethernet and PCIe, the ePHY-11207's low BER and extensive diagnostic capabilities make it a prime candidate for rapid deployment in high-density network settings. Such versatility not only supports robust infrastructure but also enhances overall throughput efficiency.
The eSi-Comms IP suite provides a highly adaptable OFDM-based MODEM and DFE portfolio, crucial for facilitating communications-oriented ASIC designs. This IP offers adept handling of many air interface standards in use today, making it ideal for 4G, 5G, Wi-Fi, and other wireless applications. The suite includes advanced DSP algorithms for ensuring robust links under various conditions, using a core design that is highly configurable to the specific needs of high-performance communication systems. Notably, it supports synchronization, equalization, and channel decoding, boasting features like BPSK to 1024-QAM demodulation and multi-antenna processing.
Time-Triggered Ethernet (TTEthernet) represents a significant advancement in network technology by integrating time-triggered communication over standard Ethernet infrastructures. This technology is designed to meet the stringent real-time requirements of aerospace and industrial applications, offering deterministic data transfer alongside regular Ethernet traffic within a shared network. TTEthernet delivers seamless synchronization across all network devices, ensuring that time-critical data packets are processed with precise timing. This capability is essential for applications where simultaneous actions from multiple systems require tight coordination, such as flight control systems or automated industrial processes. The protocol's compatibility with existing Ethernet environments allows for easy integration into current systems, reducing costs associated with network infrastructure upgrades. TTEthernet also enhances network reliability through redundant data paths and failover mechanisms, which guarantee continuous operation even in the event of link failures. As a result, TTEthernet provides a future-proof solution for managing both regular and mission-critical data streams within a single unified network environment. Its capacity to support various operational modes makes it an attractive choice for industries pursuing high standards of safety and efficiency.
ASPER is an advanced 79 GHz mmWave radar offering expansive 180-degree field coverage, designed to excel in park assist solutions. This radar module replaces traditional ultrasonic systems with improved accuracy, capable of extended detection ranges from 5 cm to 100 meters. Its adaptability across various vehicle classes makes it ideal for applications in automotive, transportation, and industrial environments, delivering unparalleled performance even in adverse conditions.
The GenAI v1-Q from RaiderChip brings forth a specialized focus on quantized AI operations, reducing memory requirements significantly while maintaining impressive precision and speed. This innovative accelerator is engineered to execute large language models in real-time, utilizing advanced quantization techniques such as Q4_K and Q5_K, thereby enhancing AI inference efficiency especially in memory-constrained environments. By offering a 276% boost in processing speed alongside a 75% reduction in memory footprint, GenAI v1-Q empowers developers to integrate advanced AI capabilities into smaller, less powerful devices without sacrificing operational quality. This makes it particularly advantageous for applications demanding swift response times and low latency, including real-time translation, autonomous navigation, and responsive customer interactions. The GenAI v1-Q diverges from conventional AI solutions by functioning independently, free from external network or cloud auxiliaries. Its design harmonizes superior computational performance with scalability, allowing seamless adaptation across variegated hardware platforms including FPGAs and ASIC implementations. This flexibility is crucial for tailoring performance parameters like model scale, inference velocity, and power consumption to meet exacting user specifications effectively. RaiderChip's GenAI v1-Q addresses crucial AI industry needs with its ability to manage multiple transformer-based models and confidential data securely on-premises. This opens doors for its application in sensitive areas such as defense, healthcare, and financial services, where confidentiality and rapid processing are paramount. With GenAI v1-Q, RaiderChip underscores its commitment to advancing AI solutions that are both environmentally sustainable and economically viable.
The UDP Offload Engine is crafted to amplify data transmission by reducing CPU intervention in the data communication process. Specifically tailored for systems requiring accelerated UDP packet handling, this IP effectively boosts performance in applications needing minimized jitter and maximum throughput efficiencies without burdening the central processor. This offload engine is a critical component in environments where data flows need to be expedited, such as high-volume streaming and real-time communication applications. Its architecture supports extensive session management and high packet rates, maintaining efficiency and reliability in large-scale network deployments. By offloading UDP processes, it streamlines data pathways which, in turn, reduces computational delays, enhancing overall system dynamics. The seamless integration that the UOE offers makes it a preferred choice for organizations looking to enhance their networking stack while reducing operational costs due to its reduced dependency on traditional CPU processes.
The FC Upper Layer Protocol (ULP) IP Core offers a complete hardware solution for managing upper-layer protocol tasks associated with Fibre Channel systems. By implementing full network stack protocols, this core provides hardware-based buffer mapping, DMA control, and message management, making it integral to F-18 and F-15 compatible systems. Designed for aerospace applications, the core ensures seamless data flow and robust connection management across multiple system nodes. These features enable it to cope with the demands of modern aircraft systems, where data throughput and real-time processing are critical. Available with various mode configurations, the FC ULP IP Core is adaptable to a range of deployments, facilitating efficient and high-speed networking. Its integrated design optimizes the communication framework, reducing processor load and enhancing overall system performance in complex mission-critical environments.
This engine features ultra-low latency FPGA IP, providing a robust TCP Offload in networking systems. The integration includes MAC, PCIe, and Host Interface, ensuring sector-leading performance with minimal latency. Built on a background of efficient data transfer protocols, the system enhances throughput while reducing CPU overhead, which is particularly advantageous for high-frequency trading or real-time applications. Characterized by its ultra-low latency capabilities, the IP facilitates enhanced data handling that allows for immediate processing, making it ideal for data-heavy environments like data centers and financial services. The integration of a MAC interface alongside PCIe provides a cohesive solution that rapidly processes network traffic, addressing both data-heavy and computationally demanding tasks. Designed for environments demanding reduced latency, this IP underscores Intilop's commitment to cutting-edge data solutions. It accommodates concurrent sessions with high-speed data throughputs, thereby minimizing the computational load on conventional processing units and achieving execution speeds that are unparalleled in the market.
Flexibilis Ethernet Switch (FES) is engineered as a triple-speed Ethernet Layer 2 switch IP, capable of gigabit forwarding on each port. Its design ensures compatibility with IEEEv2's end-to-end transparent clock, enhancing clock information reliability across expansive networks. FES provides flexible connectivity options, supporting various Media Independent Interfaces and optional adapters for different interfaces, enabling seamless integration with host systems and external PHY devices. The switch's core is a multi-gigabit forwarding engine supporting up to twelve full-duplex gigabit Ethernet ports, employing Weighted Random Early Detection to prioritize critical data streams during congestion. Additional features like VLAN tagging, packet filtering, and PTP synchronization further solidify FES's credentials for robust, high-availability Ethernet communications.
The High Speed Data Bus (HSDB) IP Core offers a comprehensive solution for implementing physical (PHY) and media access control (MAC) layer functionalities for high-speed communication systems. It seamlessly integrates into a variety of systems, providing a complete frame interface that is easy to embed into existing platforms. Designed with compatibility in mind, this core meets F-22 interface standards, ensuring it can be implemented in a wide range of military and aerospace systems. This IP core supports high data rates and is optimized for low latency communication, making it ideal for real-time applications. Its design focuses on robustness and reliability, ensuring consistent data transmission even in demanding environments. Additionally, its flexible architecture allows for customization and scalability according to specific project requirements, enhancing its adaptability to various system designs. With its extensive compliance and versatility, the HSDB IP Core serves as an essential component in systems requiring high performance and precision. By streamlining the integration process and minimizing hardware footprint, it facilitates efficient communication in complex embedded systems.
The FC Anonymous Subscriber Messaging (ASM) IP Core provides a comprehensive hardware stack solution for FC-AE-ASM implementations, enabling efficient data transactions in high-demand communication environments. This IP core incorporates hardware-based label lookup, DMA control, and message chain engines tailored for compatibility with F-35 systems. Ideal for defense and aerospace industries, the ASM IP Core optimizes data flow between system nodes, ensuring security and accuracy in transactions. By functioning as a powerful network communication manager, the core plays a critical role in supporting avionics systems where high-speed, real-time data handling is paramount. With its focused architecture on optimizing message traffic and reducing communication overhead, this IP core enhances system performance by streamlining packet management and data dissemination across complex aerospace environments. Its robust design accommodates aggressive datahandling requirements essential for advanced system operations.
The ADQ35-WB RF digitizer is crafted for high-performance data acquisition with versatility at its core. It offers users a dual-channel capability with an impressive sample rate of up to 10 GSPS, and it extends its performance with a usable analog bandwidth reaching 9 GHz. This makes it a formidable option for professionals demanding precision and accuracy in RF signal digitization.
Secure Protocol Engines from Secure-IC are designed to enhance network and security processing in data centers by offloading heavy computational tasks. These engines feature some of the industry's fastest SSL/TLS handshaking capabilities, paired with ultra-high-performance MACsec and IPsec processing. By managing demanding network tasks, Secure Protocol Engines enable data centers to optimize resources and improve system performance significantly. As data transmission and sensitive information exchange become increasingly common, these engines provide crucial support in maintaining robust security measures against interception and unauthorized access. The Secure Protocol Engines are optimized to integrate seamlessly with existing infrastructures, ensuring minimized impact on overall system efficiency and maximizing throughput and security.
The FCM1401 is part of Falcomm's line of advanced Dual-Drive™ power amplifiers designed to enhance efficiency in wireless applications. Engineered for operation at a center frequency of 14 GHz, this two-stage power amplifier maximizes energy use while maintaining exceptional performance standards. Its innovative design includes CMOS SOI platform integration, boasting world-class efficiencies unmatched by conventional solutions in the market. The technology also comes with alternative options across other silicon platforms like GaAs, GaN, and SiGe, providing versatile application potential. This power amplifier achieves remarkable efficiency levels; a two-stage power-added efficiency (PAE) of 56% and a drain efficiency nearing 70%. The design also incorporates a 0.5x reduction in silicon area without degrading overall capabilities. The FCM1401 supports a broad range of applications from telecommunications to space communications, helping to lower operational costs while enhancing signal strength. Moreover, the amplifier’s robust design allows it to operate across a supply voltage between 1.6V to 2.0V without any loss in efficiency, ensuring stable performance under diverse conditions. With such specifications, the FCM1401 proves an ideal candidate for integrative use in advanced wireless communication infrastructures, offering substantial battery life improvements and energy savings to connected devices.
AccelerComm's High PHY Accelerators offer an impressive portfolio of IP accelerators tailored for 5G NR, enhancing O-RAN deployments with advanced signal processing capabilities. These accelerators emphasize maximum throughput and minimal power and latency, leveraging scalable technology for ASIC, FPGA, and SoC applications.\n\nCentral to these accelerators are patented high-performance signal processing algorithms, which enhance throughput significantly, making them crucial in scenarios demanding rapid data processing and low latency. The offering is ideal for improving the speed and efficiency of high-demand networks, reinforced by extensive research led by industry experts from Southampton University.\n\nMoreover, the accelerators encompass a wide variety of signal processing techniques such as LDPC and advanced equalization, to optimize the entire data transmission process. The result is a remarkable boost in spectral efficiency and overall network performance, making these accelerators indispensable for cutting-edge wireless technologies and their future-forward deployments.
InnoSilicon's 56G SerDes Solution is crafted to address the growing need for high-bandwidth data transmission in data centers, telecommunications, and enterprise network infrastructures. SerDes, or Serializer/Deserializer technology, is crucial for enhancing data throughput and reducing latency, making it ideal for high-speed network operations. Designed to support multiple protocols including PCIe, Ethernet, and beyond, the 56G SerDes solution provides flexibility and robustness required by modern communication systems. Its high data rates allow for rapid data exchange that meets the demands of high-performance computing environments. This makes it an essential component in systems requiring extensive data processing capabilities. The architecture of the 56G SerDes combines low power consumption with high throughput, making it suitable for applications that require energy efficiency without compromising on speed. Its design incorporates advanced signal processing techniques to maintain data integrity, offering a reliable solution that scales with the requirements of evolving technologies.
The HOTLink II IP Core is a highly sophisticated implementation of layer 2 hardware for High-Speed Interconnect (HSI) systems. It provides a comprehensive and robust platform for data communication, ensuring seamless integration into systems through an intuitive frame interface. The core is compatible with various operational rates, including full-rate, half-rate, and quarter-rate, as explicitly specified by the associated standard. Engineered for compatibility with F-18 interface requirements, the HOTLink II IP Core enhances system reliability and efficiency. It empowers engineers to achieve reliable high-speed data links necessary for modern defense and aerospace applications. This core is designed to operate under diverse conditions, providing resilient support for complex networking needs. The HOTLink II IP Core stands out with its ease of integration and operational flexibility, making it invaluable for enterprises looking to enhance high-speed data communication capabilities. With its robust design, it can handle intensive demand cycles, ensuring uninterrupted performance even in critical environments.
Terminus Circuits' SerDes PHY caters to diverse market needs, from networking and data storage to enterprise-level routers and industrial applications. It enables seamless data rate configurations, supporting multiple standards like PCI Express Gen1 to Gen4, USB3.1, and more. The PHY is engineered to deliver high speed and low power while maintaining stringent control over channel characteristics through adaptive equalization techniques. Its broad compatibility with different protocols and data rates makes it a highly versatile solution in complex system integrations.
APIX3 represents the latest evolution in high-speed data transmission modules, engineered specifically for automotive infotainment and cockpit architectures. Designed to interface seamlessly within vehicle IT landscapes, it supports transmissions up to 12 Gbps using shielded or quad twisted pair cables. APIX3 offers unique capabilities like multiple video stream handling on a single connection and supports advanced diagnostics, including cable health checks for predictive maintenance. This technology is backward compatible with APIX2, enhancing modular flexibility across previous and new vehicle designs. With support for UHD automotive display resolutions, APIX3 ensures all-in-one connectivity solutions for complex exterior and interior automotive systems. The APIX3 modules enable comprehensive networking through various serial interface protocols and are positioned as go-to solutions for future-proofing in-car data systems. Each channel within APIX3 is fine-tuned for specific needs, from video data handling to full-duplex telecommunications. Additionally, APIX3 supports Ethernet connectivity for seamless integration into the larger automotive communication network. Thanks to its efficient design, APIX3 provides stability and enhanced bandwidth support, delivering robust performance suited for both entry-level and high-end automotive systems.
The FC Link Layer (LL) IP Core delivers a complete implementation of Fibre Channel's layer protocols, encompassing both FC-1 and FC-2 layers. This IP core plays an essential role in facilitating high-performance network solutions, providing reliable data transmission and integrity across diverse communication systems. Designed primarily for aerospace and defense applications, this core ensures accurate data handling and synchronization by managing communications across various system interfaces. It enhances system compatibility and adaptability, ensuring compliance with industry standards and facilitating advanced networking capabilities. The FC LL IP Core's robust design and seamless integration mechanics make it an ideal choice for environments demanding high data throughput and minimal latency. It assures top-tier reliability in network communications focused on mission-critical operations in a variety of challenging conditions.
The JPEG Encoder offered by section5 is a highly efficient image compression solution suitable for standard Field Programmable Gate Arrays (FPGAs). This encoder facilitates machine vision systems by providing robust JPEG and motion JPEG encoding capabilities. It is designed to work with pixel depths up to 12 bits and supports dual-channel operations for high-quality image processing, such as 1280x720 at 60 frames per second.\n\nGiven its adaptability, this JPEG Encoder is applicable for high-speed, low-latency video streaming applications, making it ideal for real-time image capture. It achieves this through its sophisticated low-latency design, capable of synchronous operation without external RAM, merely relying on the FPGA and Ethernet Phy components.\n\nThe encoder further extends its functionality through integrated streaming solutions compatible with both Windows and Linux platforms. This is facilitated using embedded GStreamer applications that ensure stable, lossless transmission even over high bandwidths. For developers, the JPEG IP offers comprehensive simulation models and support for custom application integration, assuring seamless deployment in various hardware environments.
The 100G Transponder CAUI-10 facilitates seamless optical-to-electrical signal conversion, doubling as an efficient intermediary in high-capacity network systems. These transponders are invaluable for telecommunications setups that demand high data rates and extended reach, providing the necessary tools to manage complex digital signal demands.
Designed for advanced network diagnostics, the 10G Universal Network Probe enables comprehensive traffic monitoring and analysis across OTN and other high-capacity networks. This probe offers versatile compatibility, ensuring streamlined integration into existing infrastructure, a critical function for maintaining high-speed data transmission fidelity and efficiency.
The nxFeed Market Data System is engineered to provide efficient market data processing with the aid of FPGA technology. It reduces the latency typically associated with data processing, offering a normalized API for easy application integration. This system is particularly beneficial for electronic trading platforms, facilitating efficient data handling even with volatile data feeds. nxFeed supports a high volume of symbols and offers tools for effective data filtering and resynchronization across exchanges. By enabling swift data distribution via PCIe and UDP multicast, it provides unparalleled flexibility for diverse trading scenarios.
The ADQ7DC stands out with its high-resolution 14-bit digitization capability, providing users with a single or dual-channel configuration for enhanced flexibility. Its formidable 10 GSPS sampling speed offers compelling performance for applications requiring high fidelity data conversion, allowing for intricate RF signal capture and analysis.
The Time-Triggered Protocol (TTP) is a robust communication protocol designed for safety-critical applications. It provides deterministic exchange of messages between nodes in a network at pre-determined time intervals, ensuring system reliability and predictability. This makes TTP suited for environments like aerospace and automotive systems, where timing precision and fault tolerance are crucial. TTP's core feature is its ability to prioritize and synchronize communication across multiple nodes, effectively handling both normal operation and recovery from potential faults. By achieving strict temporal coordination, TTP enhances network efficiency and reduces the likelihood of message collision, contributing to overall system safety and robustness. Additionally, TTP supports modular extension, allowing designers to add functionalities without major architectural changes. This adaptability makes it an ideal choice for evolving systems that require long-term reliability and scalability. Furthermore, TTP's lightweight implementation aids in maintaining low system complexity, thereby optimizing resource utilization under various operational scenarios.
The PCD03D Turbo Decoder is adept at handling multiple state decoding for standards such as DVB-RCS and IEEE 802.16 WiMAX. Its core design features an 8-state duobinary decoding structure, facilitating precise and quick signal deconstruction. Additionally, the optional inclusion of a 64-state Viterbi decoder enhances versatility and performance in various environments. This decoder is tailored for applications where agility and high data throughput are critical, making it an invaluable asset in wireless communication infrastructures. The decoder’s architecture supports expansive VHDL core integration, providing durable solutions across FPGA platforms.
The RWM6050 Baseband Modem from Blu Wireless is integral to their high bandwidth, high capacity mmWave solutions. Designed for cost-effectiveness and power efficiency, this modem forms a central component of multi-gigabit radio interfaces. It provides robust connectivity for access and backhaul markets through its notable flexibility and high performance. Partnering with mmWave RF chipsets, the RWM6050 delivers flexible channelisation modes and modulation coding capabilities, enabling it to handle extensive bandwidth requirements and achieve multi-gigabit data rates. This is supported by dual modems that include a mixed-signal front-end, enhancing its adaptability across a vast range of communications environments. Key technical features include integrated network synchronization and a programmable real-time scheduler. These features, combined with advanced beam forming support and digital front-end processing, make the RWM6050 a versatile tool in optimizing connectivity solutions. The modem's specifications ensure high efficiency in various network topologies, highlighting its role as a crucial asset in contemporary telecommunications settings.
Ubi.cloud is an innovative solution by Ubiscale that transforms the landscape of IoT device geolocation. It effectively transfers the power-intensive processes of GPS and Wi-Fi to the cloud, thereby significantly reducing the size, power usage, and cost of tracking devices. Ubi.cloud's focus is on providing ubiquitous geolocation by combining GPS for outdoor navigation with Wi-Fi for precise indoor and urban tracking. The architecture of Ubi.cloud integrates embedded technologies like UbiGNSS and UbiWIFI, and aims for substantial power savings and efficient operation. UbiGNSS minimizes power usage during location computation, boasting impressive power savings compared to traditional GPS cold-start processes. Meanwhile, UbiWiFi offers rapid location determination, outperforming standard Wi-Fi sniffing techniques. Ubi.cloud supports low-power wide-area networks like Sigfox, LoRa, and NB-IoT, ensuring versatile application across various IoT infrastructures. The solution provides not just location but accuracy metrics, while the device's power can be completely turned off between location updates to conserve energy. This combination of efficiency, adaptability, and cost-effectiveness makes Ubi.cloud an ideal solution for developers aiming to enhance IoT device capabilities with minimal resource consumption.
The Advanced Flexibilis Ethernet Controller (AFEC) is a versatile triple-speed Ethernet controller IP block ideal for programmable hardware and ASIC applications. AFEC, in conjunction with Ethernet PHY devices, delivers comprehensive Ethernet Network Interface Controller functionality. It features an MII/GMII interface for seamless Ethernet PHY device connection, supporting gigabit transfer rates. AFEC's design reduces CPU workload by employing DMA transfers and scatter-gather techniques for efficient data management, while providing timestamping capabilities with IEEE 1588 support. Standard AFEC components include triple-speed operation, direct SFP module integration, and CRC error handling, making it ideal for diverse networking applications.
The FCM3801-BD power amplifier completes Falcomm’s Dual-Drive™ series with remarkable functionality for high-frequency applications. Designed for a center frequency of 38 GHz, it offers expanded performance capabilities that address the needs of the modern telecommunications landscape. Its integration with CMOS SOI and other advanced platforms like GaAs or GaN underscores its utility in diverse application scenarios. Excelling in energy efficiency, the FCM3801-BD achieves a power-added efficiency (PAE) up to 56%, which reduces energy usage without compromising performance. This makes it an excellent choice for systems aiming to cut energy costs while delivering high data throughput. As with the other products in this series, the FCM3801-BD supports a balanced power range and maintains efficiency across a supply voltage span of 1.6V to 2.0V. This amplifier is perfectly tailored for expansive high-bandwidth roles, making it suitable for telecommunications and cutting-edge wireless technology explorations. Its design ensures developers can maximize output while maintaining an environmentally friendly footprint, thus aiding in global efforts to reduce carbon emissions alongside boosting technological efficiency.
The TCP/UDP/IP Network Protocol Accelerator Platform (NPAP) is designed to expedite data transmission while ensuring low latency across Ethernet links. With high-bandwidth capabilities, this platform supports a range of Ethernet speeds from 1G to 100G. The solution benefits from custom hardware acceleration, offloading TCP/UDP/IP tasks to FPGAs, thus freeing up CPU resources for other computational tasks. Significant improvements in network throughput and latency reduction are achieved by integrating complete TCP/UDP/IP connectivity into FPGAs, essential for high-performance applications without using a CPU at all. The NPAP platform offers a highly modular TCP/UDP/IP stack, adaptable to various processing environments. Capable of operating at full line rates in both FPGA (70 Gbps) and ASIC (over 100 Gbps) domains, the platform features 128-bit wide bi-directional data paths and streaming interfaces. It supports scalable processing with multiple parallel TCP engines, allowing seamless operations in data centers and SmartNICs while providing deterministic performance thanks to embedded hardware processing. An additional feature of NPAP is its comprehensive integration within a remote evaluation system. Users can test the platform's capabilities remotely through a dedicated lab, aiding in rapid evaluation without the need for extensive on-site hardware setups. This makes it highly beneficial for applications such as networked storage, iSCSI systems, and automotive backbones, where high data throughput and minimal delay are critical requirements.
The Digital PreDistortion (DPD) Solution by Systems4Silicon is a cutting-edge technology developed to maximize the power efficiency of RF power amplifiers. Known as FlexDPD, this solution is vendor-independent, allowing it to be compiled across various FPGA or ASIC platforms. It's designed to be scalable, optimizing resources according to bandwidth, performance, and multiple antennae requirements. One of the key benefits of FlexDPD is its substantial efficiency improvements, reaching over 50% when used with modern GaN devices in Doherty configurations, surpassing distortion improvements of 45 dB. FlexDPD is versatile, operating with communication standards including multi-carrier, multi-standard, and various generations from 2G to 5G. It supports both time division and frequency division duplexing, and can accommodate wide Tx bandwidths, limited only by equipment capabilities. The technology is also agnostic to amplifier topology and transistor technology, providing broad applicability across different setups, whether class A/B or Doherty, and different transistor types like LDMOS, GaAs, or GaN. This technology integrates seamlessly with Crest Factor Reduction (CFR) and envelope tracking techniques, ensuring a low footprint on resources while maximizing efficiency. With complementary integration and performance analysis tools, Systems4Silicon provides comprehensive support and documentation, ensuring that clients can maximize the benefits of their DPD solution.
The Nerve IIoT Platform by TTTech Industrial is engineered to bridge the gap between real-time data and IT functionalities in industrial environments. This platform allows machine builders and operators to effectively manage edge computing needs with a cloud-managed approach, ensuring safe and flexible deployment of applications and data handling. At its core, Nerve is designed to deliver real-time data processing capabilities that enhance operational efficiency. This platform is distinguished by its integration with off-the-shelf hardware, providing scalability from gateways to industrial PCs. Its architecture supports virtual machines and network protocols such as CODESYS and Docker, thereby enabling a diverse range of functionalities. Nerve’s modular system allows users to license features as needed, optimizing both edge and cloud operations. Additionally, Nerve delivers substantial business benefits by increasing machine performance and generating new digital revenue streams. It supports remote management and updates, reducing service costs and downtime, while improving cybersecurity through standards compliant measures. Enterprises can use Nerve to connect multiple machines globally, facilitating seamless integration into existing infrastructures and expanding digital capabilities. Overall, Nerve positions itself as a formidable IIoT solution that combines technical sophistication with practical business applications, merging the physical and digital worlds for smarter industry operations.
CLOP Technologies' 60GHz Wireless Solution offers businesses an impressive alternative to traditional networking systems. Leveraging the IEEE 802.11ad WiFi standard and Wireless Gigabit Alliance MAC/PHY specifications, this solution achieves a peak data rate of up to 4.6Gbps. This makes it particularly suited for applications that require significant bandwidth, such as real-time, uncompressed HD video streaming and high-speed data transfers — operations that are notably quicker compared to current WiFi systems. The solution is engineered to support 802.11ad IP networking, providing a platform for IP-based applications like peer-to-peer data transfer and serving as a router or access point. Its architecture includes a USB 3.0 host interface and mechanisms for RF impairment compensation, ensuring both ease of access for host compatibility and robust performance even under high data rate operations. Operating on a frequency band ranging from 57GHz to 66GHz, the wireless solution utilizes modulation modes such as BPSK, QPSK, and 16QAM. It incorporates forward error correction (FEC) with LDPC codes, providing various coding rates for enhanced data integrity. Furthermore, the system boasts AES-128 hardware security, with quality of service maintained through IEEE 802.11e standards.
ntRSD_UF core implements a time-domain Reed-Solomon decoding algorithm. The core is parameterized in terms of bits per symbol, maximum codeword length, maximum number of parity symbols as well as I/O data width, internal datapath and decoding engines parallelism. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSD_UF core supports erasure decoding thus doubling its error correction capability. The core also supports continuous or burst decoding. The core is designed and optimized for applications that need very high throughput data rates. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
The PCS1100 is a state-of-the-art Wi-Fi 6E 4x4:4 transceiver that supports tri-band operations, enhancing Wi-Fi networks built on the IEEE 802.11ax standard. It operates efficiently in the 2.4 GHz, 5 GHz, and 6 GHz bands, allowing for robust connectivity and optimal network performance in dense environments. The transceiver provides up to four spatial streams and supports dual-band simultaneous operation, which is crucial for maintaining high throughput and connectivity at extended ranges. Embedded within the PCS1100 is a sophisticated RF architecture that supports advanced modulation schemes including 1024-QAM, providing increased data throughput. With an emphasis on power optimization, this chip is designed for seamless integration into AP-access point or STA-station systems, significantly easing the complexities associated with RF integration. Moreover, the transceiver tackles signal integrity and phase noise issues effectively, ensuring its exceeds transmission and reception performance standards. Such features make the PCS1100 an ideal choice for modern applications demanding high efficiency, low latency, and reduced interference, all fundamental for enterprise and consumer-grade wireless solutions.
The Catalyst-GbE provides high-performance networking solutions for PXIe systems, equipped to handle intensive data transmission tasks efficiently. Featuring state-of-the-art COTS NIC modules, it delivers superior Ethernet connectivity by leveraging Intel and NVIDIA Mellanox technology. Designed to operate within a single-slot PXIe/CPCIe configuration, Catalyst-GbE modules provide exceptional value and performance for PXIe systems, achieving rapid deployment with their 30-day delivery window. Their modularity makes them suitable for a range of tasks, ensuring seamless integration into existing systems while offering excellent pricing and value in the marketplace. By facilitating robust Ethernet connectivity, the Catalyst-GbE enhances networking capabilities within PXIe platforms, fitting perfectly for applications needing multiple high-speed data lanes like test and measurement and rapid data processing setups.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!