All IPs > Processor > Microcontroller
Microcontrollers form the backbone of many modern electronic devices, offering precise control and processing capabilities that power everything from consumer electronics to industrial machines. In the world of semiconductor IPs, microcontrollers provide the essential building blocks that allow developers to design complex functionalities tailored to specific applications. This category is vital for those looking to integrate processing and control functionalities directly into their embedded systems, providing efficiencies in both performance and energy use.
Microcontrollers available as semiconductor IPs are used in a broad spectrum of applications, from automotive and aerospace to smart home devices and IoT gadgets. By selecting a microcontroller IP, developers can customize core functions such as CPU architecture, memory management, input/output controls, and specialized peripherals to meet the specific needs of their projects. These IPs are designed to streamline the development process, reduce time-to-market, and offer flexibility in the design and scalability of end products.
One of the key advantages of utilizing microcontroller semiconductor IPs is the ability to incorporate proprietary or emerging technologies seamlessly into existing systems. This not only helps in keeping the product line up-to-date with the latest technology trends but also ensures that the devices remain competitive in the rapidly evolving electronics marketplace. Moreover, integrating microcontroller IPs can lead to cost savings by minimizing the need for additional chips and lowering power consumption through optimized architectures and process technologies.
As you explore the Processor > Microcontroller category in our Silicon Hub, you'll discover a wealth of options that cater to various industry needs, ranging from low-power designs suitable for portable devices to high-performance solutions required for complex computing tasks. Whether you are designing a simple control unit or a sophisticated embedded application, microcontroller semiconductor IPs provide the versatility and functionality necessary to drive innovation.
The Yitian 710 Processor is T-Head's flagship ARM-based server chip that represents the pinnacle of their technological expertise. Designed with a pioneering architecture, it is crafted for high efficiency and superior performance metrics. This processor is built using a 2.5D packaging method, integrating two dies and boasting a substantial 60 billion transistors. The core of the Yitian 710 consists of 128 high-performance Armv9 CPU cores, each accompanied by advanced memory configurations that streamline instruction and data caching processes. Each CPU integrates 64KB of L1 instruction cache, 64KB of L1 data cache, and 1MB of L2 cache, supplemented by a robust 128MB system-level cache on the chip. To support expansive data operations, the processor is equipped with an 8-channel DDR5 memory system, enabling peak memory bandwidth of up to 281GB/s. Its I/O subsystem is formidable, featuring 96 PCIe 5.0 channels capable of achieving dual-direction bandwidth up to 768GB/s. With its multi-layered design, the Yitian 710 Processor is positioned as a leading solution for cloud services, data analytics, and AI operations.
xcore.ai stands as a cutting-edge processor that brings sophisticated intelligence, connectivity, and computation capabilities to a broad range of smart products. Designed to deliver optimal performance for applications in consumer electronics, industrial control, and automotive markets, it efficiently handles complex processing tasks with low power consumption and rapid execution speeds. This processor facilitates seamless integration of AI capabilities, enhancing voice processing, audio interfacing, and real-time analytics functions. It supports various interfacing options to accommodate different peripheral and sensor connections, thus providing flexibility in design and deployment across multiple platforms. Moreover, the xcore.ai ensures robust performance in environments requiring precise control and high data throughput. Its compatibility with a wide array of software tools and libraries enables developers to swiftly create and iterate applications, reducing the time-to-market and optimizing the design workflows.
RaiderChip's GenAI v1 is a pioneering hardware-based generative AI accelerator, designed to perform local inference at the Edge. This technology integrates optimally with on-premises servers and embedded devices, offering substantial benefits in privacy, performance, and energy efficiency over traditional hybrid AI solutions. The design of the GenAI v1 NPU streamlines the process of executing large language models by embedding them directly onto the hardware, eliminating the need for external components like CPUs or internet connections. With its ability to support complex models such as the Llama 3.2 with 4-bit quantization on LPDDR4 memory, the GenAI v1 achieves unprecedented efficiency in AI token processing, coupled with energy savings and reduced latency. What sets GenAI v1 apart is its scalability and cost-effectiveness, significantly outperforming competitive solutions such as Intel Gaudi 2, Nvidia's cloud GPUs, and Google's cloud TPUs in terms of memory efficiency. This solution maximizes the number of tokens generated per unit of memory bandwidth, thus addressing one of the primary limitations in generative AI workflow. Furthermore, the adept memory usage of GenAI v1 reduces the dependency on costly memory types like HBM, opening the door to more affordable alternatives without diminishing processing capabilities. With a target-agnostic approach, RaiderChip ensures the GenAI v1 can be adapted to various FPGAs and ASICs, offering configuration flexibility that allows users to balance performance with hardware costs. Its compatibility with a wide range of transformers-based models, including proprietary modifications, ensures GenAI v1's robust placement across sectors requiring high-speed processing, like finance, medical diagnostics, and autonomous systems. RaiderChip's innovation with GenAI v1 focuses on supporting both vanilla and quantized AI models, ensuring high computation speeds necessary for real-time applications without compromising accuracy. This capability underpins their strategic vision of enabling versatile and sustainable AI solutions across industries. By prioritizing integration ease and operational independence, RaiderChip provides a tangible edge in applying generative AI effectively and widely.
Chimera GPNPU provides a groundbreaking architecture, melding the efficiency of neural processing units with the flexibility and programmability of processors. It supports a full range of AI and machine learning workloads autonomously, eliminating the need for supplementary CPUs or GPUs. The processor is future-ready, equipped to handle new and emerging AI models with ease, thanks to its C++ programmability. What makes Chimera stand out is its ability to manage a diverse array of workloads within a singular processor framework that combines matrix, vector, and scalar operations. This harmonization ensures maximum performance for applications across various market sectors, such as automotive, mobile devices, and network edge systems. These capabilities are designed to streamline the AI development process and facilitate high-performance inference tasks, crucial for modern gadget ecosystems. The architecture is fully synthesizable, allowing it to be implemented in any process technology, from current to advanced nodes, adjusting to desired performance targets. The adoption of a hybrid Von Neuman and 2D SIMD matrix design supports a broad suite of DSP operations, providing a comprehensive toolkit for complex graph and AI-related processing.
The Jotunn 8 is heralded as the world's most efficient AI inference chip, designed to maximize AI model deployment with lightning-fast speeds and scalability. This powerhouse is crafted to efficiently operate within modern data centers, balancing critical factors such as high throughput, low latency, and optimization of power use, all while maintaining a sustainable infrastructure. With the Jotunn 8, AI investments reach their full potential through high-performance inference solutions that significantly reduce operational costs while committing to environmental sustainability. Its ultra-low latency feature is crucial for real-time applications such as chatbots and fraud detection systems. Not only does it deliver high throughput needed for demanding services like recommendation engines, but it also proves cost-efficient, aiming to lower the cost per inference crucial for businesses operating at a large scale. Additionally, the Jotunn 8 boasts performance per watt efficiency, a major factor considering that power is a significant operational expense and a driver of the carbon footprint. By implementing the Jotunn 8, businesses can ensure their AI models deliver maximum impact while staying competitive in the growing real-time AI services market. This chip lays down a new foundation for scalable AI, enabling organizations to optimize their infrastructures without compromising on performance.
The NMP-750 is a high-performance accelerator designed for edge computing, particularly suited for automotive, AR/VR, and telecommunications sectors. It boasts an impressive capacity of up to 16 TOPS and 16 MB local memory, powered by a RISC-V or Arm Cortex-R/A 32-bit CPU. The three AXI4 interfaces ensure seamless data transfer and processing. This advanced accelerator supports multifaceted applications such as mobility control, building automation, and multi-camera processing. It's designed to cope with the rigorous demands of modern digital and autonomous systems, offering substantial processing power and efficiency for intensive computational tasks. The NMP-750's ability to integrate into smart systems and manage spectral efficiency makes it crucial for communications and smart infrastructure management. It helps streamline operations, maintain effective energy management, and facilitate sophisticated AI-driven automation, ensuring that even the most complex data flows are handled efficiently.
Leveraging a high-performance RISC architecture, the eSi-3250 32-bit core efficiently integrates instruction and data caches. This makes it compatible with designs utilizing slower on-chip memories such as eFlash. The core not only supports MMU for address translation but also allows for user-defined custom instructions, greatly enhancing its flexibility for specialized and high-performance applications.
The RV12 RISC-V Processor is a highly adaptable single-core CPU that adheres to the RV32I and RV64I specifications of the RISC-V instruction set, aimed at the embedded systems market. This processor supports a variety of standard and custom configurations, making it suitable for diverse application needs. Its inherent flexibility allows it to be implemented efficiently in both FPGA and ASIC environments, ensuring that it meets the performance and resource constraints typical of embedded applications. Designed with an emphasis on configurability, the RV12 Processor can be tailored to include only the necessary components, optimizing both area and power consumption. It comes with comprehensive documentation and verification testbenches, providing a complete solution for developers looking to integrate a RISC-V CPU into their design. Whether for educational purposes or commercial deployment, the RV12 stands out for its robust design and adaptability, making it an ideal choice for modern embedded system solutions.
The A25 processor model is a versatile CPU suitable for a variety of embedded applications. With its 5-stage pipeline and 32/64-bit architecture, it delivers high performance even with a low gate count, which translates to efficiency in power-sensitive environments. The A25 is equipped with Andes Custom Extensions that enable tailored instruction sets for specific application accelerations. Supporting robust high-frequency operations, this model shines in its ability to manage data prefetching and cache coherence in multicore setups, making it adept at handling complex processing tasks within constrained spaces.
The NMP-350 is a cutting-edge endpoint accelerator designed to optimize power usage and reduce costs. It is ideal for markets like automotive, AIoT/sensors, and smart appliances. Its applications span from driver authentication and predictive maintenance to health monitoring. With a capacity of up to 1 TOPS and 1 MB of local memory, it incorporates a RISC-V/Arm Cortex-M 32-bit CPU and supports three AXI4 interfaces. This makes the NMP-350 a versatile component for various industrial applications, ensuring efficient performance and integration. Developed as a low-power solution, the NMP-350 is pivotal for applications requiring efficient processing power without inflating energy consumption. It is crucial for mobile and battery-operated devices where every watt conserved adds to the operational longevity of the product. This product aligns with modern demands for eco-friendly and cost-effective technologies, supporting enhanced performance in compact electronic devices. Technical specifications further define its role in the industry, exemplifying how it brings robust and scalable solutions to its users. Its adaptability across different applications, coupled with its cost-efficiency, makes it an indispensable tool for developers working on next-gen AI solutions. The NMP-350 is instrumental for developers looking to seamlessly incorporate AI capabilities into their designs without compromising on economy or efficiency.
The eSi-1600 is a 16-bit CPU core designed for cost-sensitive and power-efficient applications. It accords performance levels similar to that of 32-bit CPUs while maintaining a system cost comparable to 8-bit processors. This IP is particularly well-suited for control applications needing limited memory resources, demonstrating excellent compatibility with mature mixed-signal technologies.
The NMP-550 is tailored for enhanced performance efficiency, serving sectors like automotive, mobile, AR/VR, drones, and robotics. It supports applications such as driver monitoring, image/video analytics, and security surveillance. With a capacity of up to 6 TOPS and 6 MB local memory, this accelerator leverages either a RISC-V or Arm Cortex-M/A 32-bit CPU. Its three AXI4 interface support ensures robust interconnections and data flow. This performance boost makes the NMP-550 exceptionally suited for devices requiring high-frequency AI computations. Typical use cases include industrial surveillance and smart robotics, where precise and fast data analysis is critical. The NMP-550 offers a blend of high computational power and energy efficiency, facilitating complex AI tasks like video super-resolution and fleet management. Its architecture supports modern digital ecosystems, paving the way for new digital experiences through reliable and efficient data processing capabilities. By addressing the needs of modern AI workloads, the NMP-550 stands as a significant upgrade for those needing robust processing power in compact form factors.
Poised to deliver exceptional performance in advanced applications, the SCR9 processor core epitomizes modern processing standards with its 12-stage dual-issue out-of-order pipeline and hypervisor support. Its inclusion of a vector processing unit (VPU) positions it as essential for high-performance computing tasks that require extensive parallel data processing. Suitable for high-demand environments such as enterprise data systems, AI workloads, and computationally intensive mobile applications, the SCR9 core is tailored to address high-throughput demands while maintaining reliability and accuracy. With support for symmetric multiprocessing (SMP) of up to 16 cores, this core stands as a configurable powerhouse, enabling developers to maximize processing efficiency and throughput. The SCR9's capabilities are bolstered by Syntacore’s dedication to supporting developers with comprehensive tools and documentation, ensuring efficient design and implementation. Through its blend of sophisticated features and support infrastructure, the SCR9 processor core paves the way for advancing technological innovation across numerous fields, establishing itself as a robust solution in the rapidly evolving landscape of high-performance computing.
The eSi-3200, a 32-bit cacheless core, is tailored for embedded control with its expansive and configurable instruction set. Its capabilities, such as 64-bit multiply-accumulate operations and fixed-point complex multiplications, cater effectively to signal processing tasks like FFTs and FIRs. Additionally, it supports SIMD and single-precision floating point operations, coupled with efficient power management features, enhancing its utility for diverse embedded applications.
The Azurite Core-hub by InCore Semiconductors is a sophisticated solution designed to offer scalable RISC-V SoCs with high-speed secure interconnect capabilities. This processor is tailored for performance-demanding applications, ensuring that systems maintain robust security while executing tasks at high speeds. Azurite leverages advanced interconnect technologies to enhance the communication between components within a SoC, making it ideal for industries that require rapid data transfer and high processing capabilities. The core is engineered to be scalable, supporting a wide range of applications from edge AI to functional safety systems, adapting seamlessly to various industry needs. Engineered with a focus on security, the Azurite Core-hub incorporates features that protect data integrity and system operation in a dynamic technological landscape. This makes it a reliable choice for companies seeking to integrate advanced RISC-V architectures into their security-focused applications, offering not just innovation but also peace of mind with its secure design.
The GenAI v1-Q from RaiderChip brings forth a specialized focus on quantized AI operations, reducing memory requirements significantly while maintaining impressive precision and speed. This innovative accelerator is engineered to execute large language models in real-time, utilizing advanced quantization techniques such as Q4_K and Q5_K, thereby enhancing AI inference efficiency especially in memory-constrained environments. By offering a 276% boost in processing speed alongside a 75% reduction in memory footprint, GenAI v1-Q empowers developers to integrate advanced AI capabilities into smaller, less powerful devices without sacrificing operational quality. This makes it particularly advantageous for applications demanding swift response times and low latency, including real-time translation, autonomous navigation, and responsive customer interactions. The GenAI v1-Q diverges from conventional AI solutions by functioning independently, free from external network or cloud auxiliaries. Its design harmonizes superior computational performance with scalability, allowing seamless adaptation across variegated hardware platforms including FPGAs and ASIC implementations. This flexibility is crucial for tailoring performance parameters like model scale, inference velocity, and power consumption to meet exacting user specifications effectively. RaiderChip's GenAI v1-Q addresses crucial AI industry needs with its ability to manage multiple transformer-based models and confidential data securely on-premises. This opens doors for its application in sensitive areas such as defense, healthcare, and financial services, where confidentiality and rapid processing are paramount. With GenAI v1-Q, RaiderChip underscores its commitment to advancing AI solutions that are both environmentally sustainable and economically viable.
The Y180 is a CPU-focused IP core that efficiently replicates the functionality of the Zilog Z180 CPU, comprising around 8k gates. This implementation showcases Systemyde’s commitment to detail, ensuring a consistent and reliable performance within a minimized footprint. With a core dedicated to sustaining traditional CPU operations, the Y180 is notably small yet potent, suiting designs requiring streamlined CPU cores. It remains resilient in environments that demand traditional computing interfaces, providing a dependable platform for basic process tasks. Its silicon-proven design attests to its dependability and functionality across various implementations. As a go-to standard, the Y180 supports standard CPU applications seamlessly, acting as an accessible solution for Zilog’s architectural compatibility.
The Chipchain C100 is a pioneering solution in IoT applications, providing a highly integrated single-chip design that focuses on low power consumption without compromising performance. Its design incorporates a powerful 32-bit RISC-V CPU which can reach speeds up to 1.5GHz. This processing power ensures efficient and capable computing for diverse IoT applications. This chip stands out with its comprehensive integrated features including embedded RAM and ROM, making it efficient in both processing and computing tasks. Additionally, the C100 comes with integrated Wi-Fi and multiple interfaces for transmission, broadening its application potential significantly. Other notable features of the C100 include an ADC, LDO, and a temperature sensor, enabling it to handle a wide array of IoT tasks more seamlessly. With considerations for security and stability, the Chipchain C100 facilitates easier and faster development in IoT applications, proving itself as a versatile component in smart devices like security systems, home automation products, and wearable technology.
The SiFive Essential family stands out as a versatile solution, delivering a wide range of pre-defined embedded CPU cores suitable for a variety of industrial applications. Whether you're designing for minimal area and power consumption or maximum feature capabilities, Essential offers configurations that adapt to diverse industrial needs. From compact microcontrollers to rich OS-compatible CPUs, Essential supports 32-bit and 64-bit pipelines, ensuring an optimal balance between performance and efficiency. This flexibility is enhanced by advanced tracing and debugging features, robust SoC security through WorldGuard support, and a broad array of interface options for seamless SoC integration. These comprehensive support mechanisms assure developers of maximum adaptability and accelerated integration within their designs, whether in IoT devices or control plane applications. SiFive Essential’s power efficiency and adaptability make it particularly suited for deploying customizable solutions in embedded applications. Whether the requirement is for intense computational capacity or low-power, battery-efficient tasks, Essential cores help accelerate time-to-market while offering robust performance in compact form factors, emphasizing scalable and secure solutions for a variety of applications.
The SCR1 microcontroller core is a compact, open-source offering designed for deeply embedded applications. It operates with a 4-stage in-order pipeline, ensuring efficient processing in space-constrained environments. Notably, it supports configurations that cater to various industrial needs, making it an ideal solution for projects requiring small form factors without compromising on power efficiency. This core is particularly effective for Internet of Things (IoT) devices and sensor hubs, where low power consumption and high reliability are critical. Its silicon-proven design further attests to its robustness, guaranteeing seamless integration into diverse operational settings. Delivering exceptional performance within constrained resources, the SCR1 stands as a versatile option for industries looking to leverage RISC-V's capabilities in microcontroller applications. Key features of the SCR1 include its ability to function within deeply embedded networks, addressing the needs of sectors like industrial automation and home automation. The in-order pipeline architecture of the SCR1 microcontroller provides predictable performance and straightforward debugging, ideal for critical applications requiring stability and efficiency. Its capability to pair with a variety of software tools enhances usability, offering designers a flexible platform for intricate embedded systems. Moreover, the SCR1 microcontroller benefits from community-driven development, ensuring continuous improvements and updates. This collaborative advancement fosters innovation, facilitating the deployment of advanced features while maintaining low energy requirements. As technology evolution demands more efficient solutions, the SCR1 continues to adapt, contributing significantly to the expanding RISC-V ecosystem. Increasingly indispensable, it offers a sustainable, cost-effective solution for manufacturers aiming to implement cutting-edge technology in their products.
Pushing the envelope of application processing, the SCR7 application core integrates a 12-stage dual-issue out-of-order pipeline for high-performance computing tasks. It is equipped with advanced cache coherency and a robust memory subsystem ideal for modern applications demanding exceptional compute power and scalability. This application core serves large-scale computing environments, addressing needs within sectors such as data centers, enterprise solutions, and AI-enhanced applications. Supporting symmetric multiprocessing (SMP) with configurations up to eight cores, the SCR7 ensures smooth and simultaneous execution of complex tasks, significantly improving throughput and system efficiency. Syntacore complements this architecture with a rich toolkit that facilitates development across diverse platforms, enhancing its adaptability to specific commercial needs. The SCR7 embodies the future of application processing with its ability to seamlessly integrate into existing infrastructures while delivering outperforming results rooted in efficient architectural design and robust support systems.
The AndeShape Platforms are designed to streamline system development by providing a diverse suite of IP solutions for SoC architecture. These platforms encompass a variety of product categories, including the AE210P for microcontroller applications, AE300 and AE350 AXI fabric packages for scalable SoCs, and AE250 AHB platform IP. These solutions facilitate efficient system integration with Andes processors. Furthermore, AndeShape offers a sophisticated range of development platforms and debugging tools, such as ADP-XC7K160/410, which reinforce the system design and verification processes, providing a comprehensive environment for the innovative realization of IoT and other embedded applications.
Nuclei's RISC-V CPU IP N Class is engineered with a 32-bit architecture specifically targeting microcontroller and AIoT applications. Tailored for high performance, it offers exceptional configurability, allowing integration into diverse system environments by selecting only the necessary features. The N Class series is part of Nuclei's robust coding framework, built with Verilog for enhanced readability and optimized for debugging and performance-power-area (PPA) considerations. This IP ensures scalability through support for RISC-V extensions including B, K, P, and V, as well as the flexibility of user-defined instruction extensions. Nuclei addresses comprehensive security through information security solutions like TEE and physical security packages. Meanwhile, its safety functionalities align with standards such as ASIL-B and ASIL-D, vital for applications demanding high safety protocols. The N Class is further supported by a wide range of ecosystem resources, facilitating seamless integration into various industrial applications. In summary, the N Class IP not only provides powerful performance capabilities but is also structured to accommodate a broad range of applications while adhering to necessary safety and security frameworks. Its user-friendly customization makes it particularly suitable for applications in rapidly evolving fields such as AIoT.
The eSi-3264 stands out with its support for both 32/64-bit operations, including 64-bit fixed and floating-point SIMD (Single Instruction Multiple Data) DSP extensions. Engineered for applications mandating DSP functionality, it does so with minimal silicon footprint. Its comprehensive instruction set includes specialized commands for various tasks, bolstering its practicality across multiple sectors.
The Spiking Neural Processor T1 represents a significant leap in neuromorphic microcontroller technology, blending ultra-low power consumption with advanced spiking neural network capabilities. This microcontroller stands as a complete solution for processing sensor data with unprecedented efficiency and speed, bringing intelligence directly to the sensor. Incorporating a nimble RISC-V processor core alongside its spiking neural network engine, the T1 is engineered for seamless integration into next-generation AI applications. Within a tightly constrained power envelope, it excels at signal processing tasks that are crucial for battery-operated, latency-sensitive devices. The T1's architecture allows for fast, sub-1mW pattern recognition, enabling real-time sensory data processing akin to the human brain's capabilities. This microcontroller facilitates complex event-driven processing with remarkable efficiency, reducing the burden on application processors by offloading sensor data processing tasks. It is an enabler of groundbreaking developments in wearables, ambient intelligence, and smart devices, particularly in scenarios where power and response time are critical constraints. With flexible interface support, including QSPI, I2C, UART, and more, the T1 is designed for easy integration into existing systems. Its compact package size further enhances its suitability for embedded applications, while its comprehensive Evaluation Kit (EVK) supports developers in accelerating application development. The EVK provides extensive performance profiling tools, enabling the exploration of the T1's multifaceted processing capabilities. Overall, the T1 stands at the forefront of bringing brain-inspired intelligence to the edge, setting a new standard for smart sensor technology.
The SCR3 microcontroller core serves as an efficient platform for a range of embedded applications, characterized by its ability to handle both 32/64-bit constructs. Capable of supporting up to four symmetric multiprocessing (SMP) cores, this core is perfect for applications demanding enhanced computational power and multitasking abilities. It operates with a 5-stage in-order pipeline, which, coupled with privilege mode support, ensures that it can manage multiple tasks smoothly while maintaining operational integrity. Such capabilities make the SCR3 microcontroller core particularly well-suited for domains like industrial control systems and automotive applications, where precision and reliability are paramount. The inclusion of a memory protection unit (MPU) and layered L1 and L2 caches significantly boosts data processing rates, optimizing system performance. Bringing these features together, the core maintains high functionality while ensuring energy efficiency—an essential factor for high-demand embedded systems. A prominent feature of the SCR3 core is its flexibility. It can be extensively configured to match specific project requirements, from simple embedded devices to complex sensor networks. The provision of comprehensive documentation and development toolkits simplifies the integration process, supporting designers in developing robust and scalable solutions. Continued innovation and customization potential solidify the SCR3's position as a pivotal component in harnessing the power of RISC-V architectures.
The eSi-1650 is a compact, low-power 16-bit CPU core integrating an instruction cache, making it an ideal choice for mature process nodes reliant on OTP or Flash program memory. By omitting large on-chip RAMs, the IP core optimizes power and area efficiency and permits the CPU to capitalize on its maximum operational frequency beyond OTP/Flash constraints.
The Neural Processing Unit (NPU) offered by OPENEDGES is engineered to accelerate machine learning tasks and AI computations. Designed for integration into advanced processing platforms, this NPU enhances the ability of devices to perform complex neural network computations quickly and efficiently, significantly advancing AI capabilities. This NPU is built to handle both deep learning and inferencing workloads, utilizing highly efficient data management processes. It optimizes the execution of neural network models with acceleration capabilities that reduce power consumption and latency, making it an excellent choice for real-time AI applications. The architecture is flexible and scalable, allowing it to be tailored for specific application needs or hardware constraints. With support for various AI frameworks and models, the OPENEDGES NPU ensures compatibility and smooth integration with existing AI solutions. This allows companies to leverage cutting-edge AI performance without the need for drastic changes to legacy systems, making it a forward-compatible and cost-effective solution for modern AI applications.
The RISC-V Core IP by AheadComputing Inc. exemplifies cutting-edge processor technology, particularly in the realm of 64-bit application processing. Designed for superior IPC (Instructions Per Cycle) performance, this core is engineered to enhance per-core computing capabilities, catering to high-performance computing needs. It stands as a testament to AheadComputing's commitment to achieving the pinnacle of processor speed, setting new industry standards. This processor core is instrumental for various applications requiring robust processing power. It allows for seamless performance in a multitude of environments, whether in consumer electronics, enterprise solutions, or advanced computational fields. The innovation behind this IP reflects the deep expertise and forward-thinking approach of AheadComputing's experienced team. Furthermore, the RISC-V Core IP supports diverse computing needs by enabling adaptable and scalable solutions. AheadComputing leverages the open-source RISC-V architecture to offer customizable computing power, ensuring that their solutions are both versatile and future-ready. This IP is aimed at delivering efficiency and power optimization, supporting sophisticated applications with precision.
The Codasip RISC-V BK Core Series represents a family of processor cores that bring advanced customization to the forefront of embedded designs. These cores are optimized for power and performance, striking a fine balance that suits an array of applications, from sensor controllers in IoT devices to sophisticated automotive systems. Their modular design allows developers to tailor instructions and performance levels directly to their needs, providing a flexible platform that enhances both existing and new applications. Featuring high degrees of configurability, the BK Core Series facilitates designers in achieving superior performance and efficiency. By supporting a broad spectrum of operating requirements, including low-power and high-performance scenarios, these cores stand out in the processor IP marketplace. The series is verified through industry-leading practices, ensuring robust and reliable operation in various application environments. Codasip has made it straightforward to use and adapt the BK Core Series, with an emphasis on simplicity and productivity in customizing processor architecture. This ease of use allows for swift validation and deployment, enabling quicker time to market and reducing costs associated with custom hardware design.
A high-performance solution for microcontroller applications, the SCR6 core is created to operate efficiently within deeply embedded environments. It boasts a 12-stage dual-issue out-of-order pipeline, facilitating advanced computation by optimizing instruction scheduling and execution. This core also incorporates a highly capable floating-point unit (FPU), further enhancing its ability to handle complex numerical operations with precision. The SCR6 microcontroller core fits seamlessly into various industrial and consumer electronics applications, where high performance mixed with power efficiency is crucial. Its unique architectural composition allows it to execute tasks at minimal energy expenditure, vital for battery-operated devices or systems requiring prolonged uptime. This capability is further augmented by its high-frequency operation and data management efficiency. For developers, the SCR6 merges flexibility with simplicity, offering a customizable platform supported by Syntacore’s extensive toolkit and documentation. It addresses the growing demand for intelligent, connected devices in sectors such as IoT and automation, making it an essential component in the development of cutting-edge technology solutions that require reliable computational power within limited resource constraints.
The Tyr family of processors brings the cutting-edge power of Edge AI to the forefront, emphasizing real-time data processing directly at its point of origin. This capability facilitates instant insights with reduced latency and enhanced privacy, as it limits the reliance on cloud-based processing. Ideal for settings such as autonomous vehicles and smart factories, Tyr is engineered to operate faster and more secure with data-center-class performance in a compact, ultra-efficient design. The processors within the Tyr family are purpose-built to support local processing, which saves bandwidth and protects sensitive data, making it suitable for real-world applications like autonomous driving and factory automation. Edge AI is further distinguished by its ability to provide immediate analysis and decision-making capabilities. Whether it's enabling autonomous vehicles to understand their environment for safe navigation or facilitating real-time industrial automation, the Tyr processors excel in delivering low-latency, high-compute performance essential for mission-critical operations. The local data processing capabilities inherent in the Tyr line not only cut down on costs associated with bandwidth but also contribute towards compliance with stringent privacy standards. In addition to performance and privacy benefits, the Tyr family emphasizes sustainability. By minimizing cloud dependency, these processors significantly reduce operational costs and the carbon footprint, aligning with the growing demand for greener AI solutions. This combination of performance, security, and sustainability makes Tyr processors a cornerstone in advancing industrial and consumer applications using Edge AI.
The Y51 processor employs the 8051 Instruction Set Architecture designed as a 2-clock machine cycle unit, building efficiency into its operation across compact environments. Crafted for projects requiring the enduring and well-understood 8051 architecture, Y51 aligns itself with established norms in processor functionality. Equipped for direct compatibility, the Y51 serves legacy system necessities by maintaining a connection to traditional frameworks, enhancing performance without complicating its architectural premise. It is a cost-effective solution acknowledging the persisting demand for traditional instruction sets. Expectations for high integration and seamless operation find a fitting response in Y51’s reliable structure. It supports continuous, effective processing within systems relying on substantial historical computing protocols, maintaining high standards of processor core efficiency.
The pPLL05 Family offers a line of low-power all-digital fractional-N PLLs that are ideally suited for IoT and embedded applications where energy efficiency is paramount. These PLLs operate at frequencies up to 1GHz, delivering clocking capabilities for moderate speed microprocessor blocks under a reduced power footprint of less than 1.0mW. The architecture is easily integrable into any system design, maintaining performance consistency across diverse processes. Silicon-proven from 40nm down to 5nm, these PLLs support integer and fractional multiplication for flexible frequency management in a variety of digital systems.
Designed for efficiency in microcontroller applications, the SCR4 microcontroller core offers a balance between capabilities and resource management. Its 5-stage in-order pipeline ensures robust task management, featuring privilege modes for comprehensive application control, while boasting both 32 and 64-bit support. This core stands out due to its floating-point unit (FPU) integration, enhancing its capacity for handling complex computational tasks effectively. The SCR4 is highly applicable in industrial settings, specifically in environments requiring real-time data handling and swift computational responses. Its architectural design includes memory protection and cache layers, ensuring that data processes are not only fast but also secure, mitigating risks of data loss or corruption. Whether deployed in advanced control systems or real-time monitoring devices, the SCR4 adapts flexibly to meet stringent performance benchmarks. Accompanied by complete development support through comprehensive toolkits and resources, this core reduces the time needed for deployment and testing, allowing for quicker iteration cycles in product development. The SCR4's adaptability and efficiency contribute to its practicality in a variety of applications, from automotive to IoT devices, consistently delivering high-performance outcomes tailored to the modern technological landscape.
As the third generation in the Rabbit series, the Rabbit 4000 integrates 161k gates with 128 pins, an evolution that supports intensive computational applications. Its foundation is technology-independent, ensuring extensive adaptability in design applications requiring high throughput and robust reliability. This model comes with a comprehensive package supporting full silicon verification, backed by Systemyde’s thorough documentation. It extends usability into challenging environments, blending synthesized Verilog design with significant processing power across ASIC, FPGA, and custom scenarios. Superior architectural design underpins the Rabbit 4000, emphasizing seamless integration within diverse use cases, including high-performance embedded systems. It supports sophisticated data handling and processing, vital in achieving complex digital operations and ensuring long-term viability in excessive functional demands.
The M8051EW expands upon the M8051W's impressive performance by incorporating on-chip debugging capabilities. This microcontroller core offers not only rapid execution but also integrates a JTAG debug port for compatibility with external debugging tools. Additionally, this core is designed with hardware breakpoints and instruction tracebacks, providing full read and write access across all register and memory locations. Such capabilities, together with its fast execution cycle, make it an ideal choice for designs requiring advanced debugging and real-time control.
The Low Power RISC-V CPU IP from SkyeChip is designed for energy-efficient processing applications, leveraging the RISC-V RV32 instruction set. It fully supports the 'I' and 'C' extensions, with partial support for the 'M' extension, operating exclusively in machine mode to minimize complexity and enhance security. Equipped with 32 vectorized interrupts and standard debugging capabilities defined per RISC-V specifications, this CPU IP excels in environments demanding quick interrupt handling and real-time processing. This CPU is especially suitable for battery-powered and embedded systems where power efficiency is critical. Tailored for modular integration in diverse software stacks, this IP offers a flexible architecture, ensuring longevity and adaptability in rapidly evolving technological ecosystems. It stands as a formidable component in the development of next-generation smart devices and IoT applications.
Nuclei's RISC-V CPU IP UX Class is a cutting-edge solution designed for 64-bit computing, particularly in data center operations, network systems, and Linux environments. Engineered with Verilog, the UX Class boasts outstanding readability and is tailored for effective debugging and PPA optimization, thus streamlining its deployment in performance-centric applications. Its comprehensive configurability allows for precise system incorporation by selecting features pertinent to specific operational needs. This processor IP is fortified with extensive RISC-V extension support, enhancing its applicability in various domains. Noteworthy are its security features, including TEE support and a robust physical security package, critical for maintaining information security integrity. Additionally, its alignment with safety protocols like ASIL-B and ASIL-D underscores its reliability in environments that demand stringent safety measures. The UX Class represents Nuclei's flagship offering for enterprises requiring powerful, flexible, and secure processing capabilities. By providing essential integration into Linux and network-driven systems, the UX Class solidifies its place as a cornerstone for modern, high-performance computing infrastructure.
The Satellite Navigation SoC Integration offering by GNSS Sensor Ltd is a comprehensive solution designed to integrate sophisticated satellite navigation capabilities into System-on-Chip (SoC) architectures. It utilizes GNSS Sensor's proprietary VHDL library, which includes modules like the configurable GNSS engine, Fast Search Engine for satellite systems, and more, optimized for maximum CPU independence and flexibility. This SoC integration supports various satellite navigation systems like GPS, Glonass, and Galileo, with efficient hardware designs that allow it to process signals across multiple frequency bands. The solution emphasizes reduced development costs and streamlining the navigation module integration process. Leveraging FPGA platforms, GNSS Sensor's solution integrates intricate RF front-end components, allowing for a robust and adaptable GNSS receiver development. The system-on-chip solution ensures high performance, with features like firmware stored on ROM blocks, obviating the need for external memory.
Crafted to support Linux-based applications, the SCR5 application core is a high-efficiency core designed with a nine-stage in-order processing pipeline. Featuring an integrated MMU (Memory Management Unit), L1 and L2 caches, and maintaining cache coherency, the core exhibits robust data handling capabilities essential for powerful application processing. This application core is engineered for sectors like artificial intelligence, high-performance computing, and mobile technology, where processing power is a requisite. Its design enables effective data management and multitasking, accommodating various applications which require seamless transitions and high compute capacities. The SCR5 also supports symmetric multiprocessing (SMP) with up to four cores, offering scalable performance for increased data demands. In addition to its architectural strengths, the core is supported by Syntacore’s extensive suite of development tools, ensuring a comprehensive environment for developers to build, test, and optimize applications. Its adaptable nature and robust processing capabilities extend its use across multiple domains, establishing the SCR5 as an indispensable asset for developers seeking to drive sophisticated Linux-based systems.
SEMIFIVE's AIoT Platform is crafted to meet the evolving needs of the AI and IoT convergence. Aimed at enabling edge computing and connecting smart devices, this platform seamlessly integrates AI processing with IoT capabilities. It is ideal for developing efficient and responsive IoT solutions that require sophisticated AI integration. By utilizing advanced process nodes, the platform ensures that the solutions are not only powerful but also energy-efficient, supporting innovations in smart home technology, connected vehicles, and industrial IoT applications.
Known for its powerful design, the Rabbit 6000 boasts around 760k gates with a 292-pin configuration, representing a pinnacle of capability within the Rabbit series. It extends sophisticated processing power to each design, maintaining robustness across various demanding operations. The Rabbit 6000 addresses the complexities of extensive hardware systems, embedding high customization within its broad application spectrum. Systemyde throws significant resources into ensuring the core’s adaptability and durability, making it an indispensable option for sizeable computational solutions. Marked by superior Verilog development, this processor ensures compatibility and integration in large system infrastructures. It is well-positioned to manage advanced interaction requirements, solidifying its role in substantial digital projects requiring maximum efficiency and performance reliability.
The RISC-V CPU IP NS Class by Nuclei is specifically aimed at sectors requiring enhanced security and financial technology solutions. Built upon a versatile architecture, it is pivotal for applications in IoT security and payment systems. This processor IP leverages the RISC-V standard to offer customizable configurations, optimized through its Verilog-based development, to enhance readability and effectiveness in debugging, contributing to superior PPA performance. Nuclei’s NS Class equips developers with flexible tools to adapt the processor to varied system requirements, making use of extensive RISC-V extensions and the opportunity for user-defined instructions. The IP’s security features are robust, featuring TEE support and a physical security package, ensuring complete security for sensitive data. Additionally, it complies with functional safety standards such as ASIL-B and ASIL-D, which are crucial in environments requiring stringent safety compliance. In essence, the NS Class stands out for its ability to secure and optimize financial transactions and data protection in IoT applications. Its flexibility in configuration and comprehensive security measures make it a reliable choice for demanding and sensitive technology applications.
The Rabbit 5000 represents a major advancement with 540k gates and a 289-pin configuration. This processor is crafted for performance-driven tasks in technology-specific environments, maintaining extensive capabilities across a variety of applications. A hybrid offering, it interlinks technology-dependent and integration-ready components. Systemyde’s Rabbit 5000 core is integral to demanding computation activities, enabling reliably high output. This iteration of the Rabbit line serves expansive requirements yet remains grounded in a Verilog synthesizable base, paired with extensive testing frameworks. It makes significant strides towards advanced, large-scale technology involvement. The platform is particularly tailored to detailed computational processes necessitating direct scalability. Serving pivotal roles in considerable technological tasks, the model holds its place in projects focused on growth and functional expansion, backed by a comprehensive suite of verification tools.
iniDSP is a state-of-the-art digital signal processor tailored for high-performance and real-time processing. Designed for integration into complex systems, iniDSP excels in handling demanding applications with precision. This DSP core is structured around a robust framework that ensures optimal processing speed and efficiency in various signal processing tasks. The architecture of the iniDSP is optimized to deliver excellent computational power, making it suitable for a wide range of industrial and consumer electronics applications. It offers flexible configuration options, allowing developers to tailor its capabilities to specific needs, thus enhancing overall system performance. Furthermore, iniDSP is supported by a comprehensive suite of development tools, including simulation libraries and comprehensive user documentation, which aid in streamlining the design process. Whether used in automotive systems or digital communication solutions, iniDSP is a critical building block for modern electronics.
Building upon the Y180, the Y180S represents a safe-state iteration with approximately 10k gates. This model ensures reliable performance with added safety features that are crucial for sensitive applications requiring enhanced security and reliable operations. The design integrates improvement over the basic Y180, embedding security measures that provide steady and secure processing. With an emphasis on curated safety standards, Y180S delivers consistent outcomes even in challenging circumstances where secure data handling is pivotal. This CPU variant serves specialized needs, blending core functionality with critical safety advancements, suitable for operations that necessitate safeguarded data integrity. Well adapted for resilient computing frameworks, the Y180S stands firm in projects prioritizing secure transactional functions.
The Rabbit 2000 microprocessor is a compact, synthesis-ready 19k gate design featuring 100 pins, ideal for streamlined application needs requiring reliable performance. The Rabbit 2000 model is geared towards technology-independent applications, providing integrated solutions for various projects. Its lightweight configuration makes it a popular choice for entry-level designs. Its synthesizable model comes complete with a Verilog HDL test bench and a comprehensive test suite. The design includes all necessary elements for silicon verification and testing, packaged with user documentation to aid implementation. As part of Systemyde’s offerings, it emphasizes ease of integration into existing systems. Systemyde ensures the Rabbit 2000 operates optimally within FPGA and ASIC environments, facilitating smooth transitions between development stages. The microprocessor is silicon-proven, highlighting its reliability in practical applications and ensuring lowest land footprint with a focus on scalability. As a pivotal element within the Rabbit processor lineup, it delivers excellent base-level functionality required for standardized digital operations.
The Rabbit 3000 significantly builds on its predecessor, integrating 31k gates and 128 pins. Designed with enhanced system capability, it meets the demands of more complex infrastructures while maintaining a technology-independent approach. This model supports advanced performance metrics, making it suitable for various adaptable computing systems. With a robust verifying suite, the Rabbit 3000 offers a high degree of interoperability within diverse environments. Systemyde offers it complete with necessary documents and constraints files to accelerate silicon verification and testing processes. Its enhanced attributes position it well for data-intensive tasks across FPGA architectures. The architecture of the Rabbit 3000 ensures that it addresses both past and emerging challenges in computational design, proving invaluable for projects that necessitate scalable functionality. The additional resources invested in the Rabbit 3000 provide its operational reliability in both existing infrastructure and innovative designs that demand adaptability and forward-thinking scalability.
The Maverick-2 Intelligent Compute Accelerator represents a significant leap in compute technology, designed to deliver exceptional performance and adaptability for complex workloads. Building on the foundation of its predecessor, Maverick-2 integrates advanced software-defined architecture that dynamically adjusts its configuration to optimize for different computational tasks in real-time. \n\nThis product is ideal for high-performance computing and AI applications, offering unparalleled efficiency and flexibility. Its intelligent architecture is capable of responding to dynamic workload conditions, ensuring that computational resources are used optimally. Maverick-2 seamlessly integrates with existing systems, providing developers with a robust toolset that simplifies porting and enhances application compatibility across different programming environments. \n\nMaverick-2 stands out with its sustainable design, emphasizing power efficiency and reduced operational costs. Its next-generation technology supports a wide range of applications, ensuring that organizations can meet both their immediate and future technological needs. With this accelerator, Next Silicon Ltd. reinforces its position as a leader in adapting cutting-edge technology to support long-term innovation and efficiency in high-performance computing spaces.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!