All IPs > Graphic & Peripheral > Clock Generator
In the realm of Graphics and Peripheral devices, Clock Generator semiconductor IPs play a pivotal role in ensuring the seamless operation and synchronization of digital systems. These components are essential in generating a stable clock signal that is used to synchronize all the hardware components within a device, ensuring that they work in harmony and at the desired frequency. Clock Generators are crucial in devices ranging from monitors and graphic cards to peripheral interfaces such as USB hubs and network cards.
Semiconductor IPs in the Clock Generator category are designed to meet the high-performance and stringent power requirements of modern computing devices. They offer precise frequency synthesis, low jitter, and low phase noise, which are critical for maintaining the integrity of data transfer and processing in graphic-intensive applications. By providing accurate clocking solutions, these IPs help optimize the performance and efficiency of the device’s digital operations.
Furthermore, Clock Generators support various programmable features, allowing designers to tailor the clock frequencies to match specific application needs. This flexibility is invaluable in designing cutting-edge products where different subsystems might require different clock speeds. The versatility of these semiconductor IPs facilitates the integration of complex systems and aids in achieving the desired performance metrics without compromising stability or efficiency.
In summary, the Clock Generator semiconductor IPs found in this category are indispensable for the development of sophisticated graphics and peripheral devices. They ensure devices can handle demanding applications with ease by providing the necessary synchronization solutions. This technology underpins the functionality of a wide array of computing products, contributing to advancements in areas like gaming, multimedia processing, and extensive computational tasks.
The KL730 is a sophisticated AI System on Chip (SoC) that embodies Kneron's third-generation reconfigurable NPU architecture. This SoC delivers a substantial 8 TOPS of computing power, designed to efficiently handle CNN network architectures and transformer applications. Its innovative NPU architecture significantly optimizes DDR bandwidth, providing powerful video processing capabilities, including supporting 4K resolution at 60 FPS. Furthermore, the KL730 demonstrates formidable performance in noise reduction and low-light imaging, positioning it as a versatile solution for intelligent security, video conferencing, and autonomous applications.
Silicon Creations' Free Running Oscillators provide dependable timing solutions for a range of applications such as watchdog timers and core clock generators in low-power systems. These oscillators, crafted with compactness and efficiency in mind, support a gamut of processes from 65nm to the latest 3nm technologies. These oscillators excel in low power consumption, often requiring less than 30µW during operation. Their robust design ensures they deliver high precision over a temperature range from -40°C to 125°C with supply voltage variabilities factored in. The simplicity in design negates the need for external components, promoting easier integration and reduced overall system complexity. Precise tuning capabilities allow for accuracy levels up to ±1.5% after process trimming, ensuring outstanding performance in volatile environmental conditions. This level of reliability makes them ideal for integration into various consumer electronics, automotive controls, and other precision-demanding applications where space and power constraints are critical.
Silicon Creations delivers precision LC-PLLs designed for ultra-low jitter applications requiring high-end performance. These LC-tank PLLs are equipped with advanced digital architectures supporting wide frequency tuning capabilities, primarily suited for converter and PHY applications. They ensure exceptional jitter performance, maintaining values well below 300fs RMS. The LC-PLLs from Silicon Creations are characterized by their capacity to handle fractional-N operations, with active noise cancellation features allowing for clean signal synthesis free of unwanted spurs. This architecture leads to significant power efficiencies, with some IPs consuming less than 10mW. Their low footprint and high frequency integrative capabilities enable seamless deployments across various chip designs, creating a perfect balance between performance and size. Particular strength lies in these PLLs' ability to meet stringent PCIe6 reference clocking requirements. With programmable loop bandwidth and an impressive tuning range, they offer designers a powerful toolset for achieving precise signal control within cramped system on chip environments. These products highlight Silicon Creations’ commitment to providing industry-leading performance and reliability in semiconductor design.
The Ring PLLs offered by Silicon Creations illustrate a versatile clocking solution, well-suited for numerous frequency generation tasks within integrated circuit designs. Known for their general-purpose and specialized applications, these PLLs are crafted to serve a massive array of industries. Their high configurability makes them applicable for diverse synthesis needs, acting as the backbone for multiple clocking strategies across different environments. Silicon Creations' Ring PLLs epitomize high integration with functions tailored for low jitter and precision clock generation, suitable for battery-operated devices and systems demanding high accuracy. Applications span from general clocking to precise Audio Codecs and SerDes configurations requiring dedicated performance metrics. The Ring PLL architecture achieves best-in-class long-term and period jitter performance with both integer and fractional modes available. Designed to support high volumes of frequencies with minimal footprint, these PLLs aid in efficient space allocation within system designs. Their use of silicon-proven architectures and modern validation methodologies assure customers of high reliability and quick integration into existing SoC designs, emphasizing low risk and high reward configurations.
The KL520 was Kneron's first foray into AI SoCs, characterized by its small size and energy efficiency. This chip integrates a dual ARM Cortex M4 CPU architecture, which can function both as a host processor and as a supportive AI co-processor for diverse edge devices. Ideal for smart devices such as door locks and cameras, it is compatible with various 3D sensor technologies, offering a balance of compact design and high performance. As a result, this SoC has been adopted by multiple products in the smart home and security sectors.
Silicon Creations' Analog Glue solutions provide essential analog functionalities to complete custom SoC designs seamlessly. These functional blocks, which constitute buffer and bandgap reference circuits, are vital for seamless on-chip clock distribution and ensure low-jitter operations. Analog Glue includes crucial components such as power-on reset (POR) generators and bridging circuits to support various protocols and interfaces within SoCs. These supplementary macros are crafted to complement existing PLLs and facilities like SerDes, securing reliable signal transmission under varied operating circumstances. Serving as the unsung heroes of chip integration, these Analog Glue functions mitigate the inevitable risks of complex SoC designs, supporting efficient design flows and effective population of chip real estate. Thus, by emphasizing critical system coherency, they enhance overall component functionality, providing a stable infrastructure upon which additional system insights can be leveraged.
Clock generation solutions from Analog Circuit Works are engineered to pair seamlessly with other IP products, enhancing the functionality and performance of integrated systems. Their offerings focus on providing consistent, reliable clock signals that are essential for synchronizing complex digital circuits, thus playing a pivotal role in maintaining efficient system operation. These solutions cater to varying clock frequencies, tailored to fit a diverse set of process technologies. Analog Circuit Works capitalizes on their ability to design optimized clock circuits that cater to both high-frequency and optimized low-frequency operations, ensuring that they meet specific design requirements while facilitating smoother integration into diverse application environments. The clock generation IP serves as a backbone for ensuring operational timing precision within devices, providing foundational support that enhances the overall synchronization and performance of intricate electronic systems. This reliability and adaptability make these solutions vital in complex electronics where time-sensitive operations are critical.
The pPLL03F-GF22FDX is tailored for performance computing applications, providing an all-digital Fractional-N PLL with a focus on low jitter and compact design. Operating at frequencies up to 4GHz and offering jitter capabilities below 10 picoseconds RMS, it is optimal for clocking solutions in systems requiring stringent timing accuracy, such as high-performance computing and signal processing applications. This PLL leverages Perceptia's advanced all-digital PLL technology, ensuring consistent performance across various semiconductor processes. It is well-suited for systems with complex clock domains, providing multiple outputs through programmable postscalers and an integrated power supply regulator for efficient power management. The pPLL03F can operate both in integer-N and fractional-N modes, extending flexibility in clock frequency configuration. Ideal for complex system-on-chip (SoC) designs, the pPLL03F-GF22FDX minimizes area usage with its compact die size of less than 0.01 square millimeters. Its low power requirements, under 5mW, make it a favorable choice for innovative digital designs demanding both reliability and energy efficiency. Available in a variety of process nodes, it seamlessly integrates into diverse design environments.
The KL530 is built with an advanced heterogeneous AI chip architecture, designed to enhance computing efficiency while reducing power usage. Notably, it is recognized as the first in the market to support INT4 precision and transformers for commercial applications. The chip, featuring a low-power ARM Cortex M4 CPU, delivers impressive performance with 1 TOPS@INT 4 computing power, providing up to 70% higher processing efficiency compared to INT8 architectures. Its integrated smart ISP optimizes image quality, supporting AI models like CNN and RNN, suitable for IoT and AIoT ecosystems.
The DB9000AXI Display Controller is an advanced solution for LCD and OLED panels, supporting resolutions ranging from 320x240 up to 1920x1080 in its standard release, with capabilities expanding to 4K and 8K in advanced modes. This controller integrates with frame buffer memory via the AMBA AXI protocol fabric, offering programmable resolutions. Optional features include overlay windows, hardware cursor, and advanced color space conversion.
The High-Speed Phase-Locked Loop (PLL) from SkyeChip is crafted for optimal frequency synthesis in ICs, supporting extensive range outputs from 300MHz to 3.2GHz. This flexibility is achieved through a richly configurable architecture that accommodates different division ratios. Built to support reference clock frequencies from 100MHz to 350MHz, it offers broad application versatility. Its VCO frequency range underscores its adaptability to various system needs, particularly in environments demanding high-speed and high-accuracy. Due to its low power consumption and stability, this PLL is ideal for systems requiring consistent and precise clock distribution. It is suited for a range of applications from consumer electronics to more intensive industrial systems requiring robust clock management solutions.
TechwidU's versatile RC oscillator provides a frequency range from 32.768KHz to 20MHz. This internal RC oscillator is made on Magna's 180nm and 130nm processes and offers reliable clock generation for various applications. It ensures consistent operation across changing temperatures and supply levels, proving essential in timing-critical systems needing a compact and dependable oscillation source, such as embedded processors and real-time clocks.
Perceptia's pPLL08 family is a high-performance line of all-digital RF Frequency Synthesizer PLLs designed specifically for RF applications, including 5G and WiFi. Known for its industry-leading jitter performance of sub-300 femtoseconds RMS, this PLL family supports frequencies up to 8GHz. Its compact size, less than 0.05 square millimeters, and low power consumption of under 15mW make it ideal for use as an LO or in ADC/DAC clocking in critical RF applications. The pPLL08 family utilizes a robust LC tank DCO configuration that enhances performance and reduces interference, ensuring SNDR capabilities exceeding 60dB. This makes it perfect for implementing in sophisticated SoC designs where low noise and high integration capabilities are required. Perceptia’s second-generation digital PLL technology reinforces the pPLL08's adaptability across different processes, providing consistent results independent of PVT conditions. It’s engineered to deliver both integer-N and fractional-N operations, with significant flexibility in frequency multiplication. Its adaptability and integration support facilitate seamless embedding in a variety of RF systems.
Silicon Creations offers a diverse suite of PLLs designed for a wide range of clocking solutions in modern SoCs. The Robust PLLs cover an extensive range of applications with their multi-functional capability, adaptable for various frequency synthesis needs. With ultra-wide input and output capabilities, and best-in-class jitter performances, these PLLs are ideal for complex SoC environments. Their construction ensures modest area consumption and application-appropriate power levels, making them a versatile choice for numerous clocking applications. The Robust PLLs integrate advanced designs like Low-Area Integer PLLs that minimize component usage while maximizing performance metrics, crucial for achieving high figures of merit concerning period jitter. High operational frequencies and superior jitter characteristics further position these PLLs as highly competitive solutions in applications requiring precision and reliability. By incorporating innovative architectures, they support precision data conversion and adaptable clock synthesis for systems requiring both integer and fractional-N modes without the significant die area demands found in traditional designs.
Engineered for diverse applications like data centers and automotive systems, the Aeonic Generate offers cutting-edge clock generation solutions. These solutions are purpose-built, catering to SoCs that demand robust testability and reliability alongside enhanced clock health observability. This family of synthesizable clock generation provides innovative distribution strategies like per-core clocking, enabling fine-grained frequency control advantageous in dynamic voltage and frequency scaling (DVFS) frameworks. The Aeonic Generate stands out for its minimal area footprint, being significantly smaller than traditional fractional PLLs. Designed for process portability, these clock solutions stand ready to evolve alongside ever-changing technologies. Equipped with comprehensive telemetry capabilities, the product feeds into common interfaces, greatly aiding in silicon health management,"category_ids":[209,184],
Designed for low power applications, the pPLL05 family boasts an all-digital Fractional-N PLL architecture that operates efficiently at frequencies up to 1GHz. Offering minimal power consumption at less than 1mW, it is well-suited for IoT and embedded systems where energy efficiency is critical. The bright spot of this family is its compact design, occupying less than 0.01 square millimeters, while maintaining low jitter levels. Implemented across multiple foundry process nodes, the pPLL05's technology is flexible and adaptable to various manufacturing environments. Its small size and power efficiency enable broader application, providing significant advantages in systems where battery life and thermal management are paramount. The pPLL05 supports both integer-N and fractional-N operations, delivering a high degree of flexibility in clocking configurations. The PLL complements systems that require precise cyclic operations while ensuring reliability and integration ease. As with all Perceptia PLLs, it integrates seamlessly within larger SoCs, featuring industry-standard test and verification setups.
Analog Bits offers advanced clocking solutions, emphasizing ultra-low power consumption and high customization to meet specific client requirements. Their clock IPs are silicon-proven at cutting-edge process nodes, including 5nm, and are in the process of being developed for 3nm. These clocking solutions provide low jitter and can be integrated as part of a complete PCIe reference clock subsystem. Additionally, they are versatile, supported by leading fabs and foundries and customizable to meet diverse applications in consumer electronics, server technology, and automotive sectors.
The NoC Bus Interconnect by OPENEDGES is a sophisticated solution tailored for optimizing on-chip data communication. With a focus on reducing routing complexity, this IP enables efficient data exchange between processor cores, memory controllers, and peripheral devices, which is crucial for high-performance applications. Key to its design is a robust architecture that minimizes latency and maximizes data throughput. By implementing adaptive routing techniques and advanced congestion management, the NoC Bus Interconnect ensures stable and reliable data pathways, scaling effectively with the growing complexities of modern chip designs. Additionally, the interconnect's scalability is achieved through modular design principles, enabling customization to fit specific system architecture needs. By decreasing power consumption and improving overall system efficiency, the NoC Bus Interconnect is essential for applications that demand robust, scalable interconnectivity solutions.
Aeonic Insight represents a leap in on-die telemetry technology, supplying cutting-edge sensor modules operational within System on Chips (SoCs). These modules enhance design teams' capacity to examine power grids and clock health effectively, thereby improving silicon lifecycle management. Engineered to interface with third-party platforms, Aeonic Insight sensors provide unmatched observability and programmability, advancing efficient design decisions. The sensor system is process-portable, ensuring adaptability across varied technological nodes, maintaining a high standard of area and power efficiency. It offers a robust suite of metrics for evaluating power grid optimization, and hardware security measures built for centralized oversight. This advanced observability ensures design accuracy, lowers risk, and enables more efficient architectural decisions. Integrated with industry-standard interfaces, the Aeonic Insight modules are straightforward to install, enhancing compatibility with other platforms. The product uniquely supports long-term research and development and is effectively scalable across numerous applications from small-scale mobile technology to large-scale aerospace projects.
Primex Wireless' Bluetooth Digital Clock in the Levo Series represents a modern approach to maintaining synchronized time. Utilizing Bluetooth Low Energy technology, these clocks form mesh networks that ensure precise timekeeping across various spaces. Ideal for dynamic environments such as educational institutions or medical centers, they provide flexibility with their ability to be placed virtually anywhere within Bluetooth range without the need for wiring. The Levo Series clocks are equipped with energy-efficient LED displays available in multiple color options, allowing organizations to choose what best suits their decor while ensuring readability. These clocks are particularly effective in settings that require easy viewing from a distance, such as large lecture halls or hospital corridors, blending functionality with modern aesthetics. Their simplicity in installation and configuration makes them a preferred choice for facilities upgrading their timekeeping systems. Featuring compatibility with the OneVue® software platform, these clocks are part of an intuitive system that allows for remote management via web interfaces, providing administrators the flexibility to update time displays or check device status from any location. This integration supports a cohesive time management strategy, vital for operations where timing ensures effective workflow and patient care.
This general use Phase-Locked Loop (PLL) is an integer-N PLL offering flexible division options, capable of any division between 1×32 or 1×64 at lower frequencies. Designed to be low noise and minimize spurious output, it features auto-calibration and fast locking abilities, which are critical for maintaining signal integrity and performance in demanding applications. Designed for the TSMC 28HPC process, it is suited for applications requiring robust frequency synthesis with a focus on efficiency and reliability, experienced through minimal interference and quick operational readiness.
The Stream Buffer Controller is a versatile IP core optimized for AMD and Intel FPGA architectures, designed to facilitate communication between stream data and memory-mapped interfaces via DMA. It allows for data buffering on external memory, providing virtual FIFO capabilities with a capacity of up to 4 GB. The core efficiently manages up to 16 streams, each configurable in terms of operation modes and buffer sizes, which enhances flexibility across diverse applications. The IP core operates in various modes including FIFO, write, read, and ROM, which accommodate a wide range of needs in data handling. Special emphasis is placed on easy configuration via a memory-mapped slave interface using an embedded CPU or a dedicated FPGA controller, offering versatility in integration and operation without the need for additional CPUs. Noteworthy features include the support for AMBA AXI4-Stream interfaces, enabling seamless integration with existing communication infrastructures. Additionally, it offers conversion for data width in read and write streams and vendor-independent implementation options for collaboration across different systems. This IP core is particularly valuable for applications in data acquisition, image processing, and real-time data management, making it a critical component in modern processing systems.
The 20MHz RC oscillator from TechwidU is specially tailored to meet the needs of applications requiring a single frequency output. Built on Samsung's 65nm technology, it suits microcontrollers and real-time systems needing high-speed clock signals with minimal space usage. Its reliability and frequency stability make it a preferred choice for precision timing applications.
The pPLL02F family is a suite of versatile, all-digital Fractional-N PLLs designed for a variety of general-purpose clocking applications. Tailored for moderate-speed digital systems, it offers low jitter of under 18 picoseconds RMS and a compact footprint of less than 0.01 square millimeters. Ideal for microprocessors, pPLL02F supports multi-PLL systems, facilitating easy integration in complex system-on-chip designs. Built on Perceptia's second-generation all-digital PLL technology, the pPLL02F family offers robust performance across various manufacturing processes. It is available for a wide range of technologies, ensuring compatibility and ease of integration into diverse projects. The PLL allows flexibility to operate as either an integer-N or fractional-N PLL, enabling optimal configuration of input and output clock frequencies for system-level precision. The pPLL02F integrates and can operate across frequencies up to 2GHz, with a reference clock range between 5MHz and 500MHz. It includes several outputs via programmable postscalers and features a lock-detect output, enhancing its versatility for different applications. This PLL family is particularly valued in projects requiring a combination of low power consumption, high performance, and small area footprint.
The Fault Resistant Clock and Reset Monitor from Green IP Core represents a significant advancement in maintaining system stability. This technology is crafted to monitor and correct inconsistencies in clock signals and reset circuits, ensuring reliable system operation across a wide range of applications. By employing a dual monitoring approach, it enhances system resilience against disruptions that can cause performance degradation. The module integrates seamlessly into existing systems, allowing for real-time monitoring of clock and reset signals. When perturbations are detected, the monitor activates its correction mechanism to swiftly rectify these faults, thus ensuring that the system's performance remains consistent and that mission-critical functions are not interrupted. This IP is especially beneficial in sectors where timing precision is crucial, such as communications, automotive electronics, and industrial automation. By providing proactive error detection and correction, the Fault Resistant Clock and Reset Monitor significantly improves system reliability, making it an indispensable component for systems where precision and uptime are non-negotiable.
TimeServoPTP enhances the TimeServo's capabilities into a comprehensive IEEE 1588v2 PTP-compliant clock solution, engineered for FPGA environments. This advanced PTP ordinary clock slave is designed for seamless synchronization with network time grandmasters via Ethernet frames, allowing for both 1-step and 2-step time synchronization. The self-sufficiency in offering PTP services without host intervention highlights its robust adaptability. With an ability to provide up to 32 "now" time outputs, each equipped with a pulse per second (PPS) signal driven by independent clock domains, TimeServoPTP fosters a flexible control-plane integration through AXI interfaces. Outputs are selectable in binary, IEEE ordinary, or transparent formats, ensuring diverse application support. The Gardiner Type-2 Digital Phase Locked Loop and Clock Domain Crossing (CDC) logic significantly contribute to precision synchronization across network nodes. The capability to handle time-sensitive applications without dedicated processor engagement adds to notable power and resource efficiency, making it an excellent fit for mission-critical network implementations. FPGA resources are efficiently utilized, supporting devices like Intel Agilex and Xilinx UltraScalePlus, allowing effective low-energy processing within high-performance network frameworks.
The SMPTE 2059-2 Synchronization Solution encompasses all needed logic implementation on an FPGA to generate precise audio and video alignment signals using a reference PTP time source and associated clock. This solution targets professional broadcast markets, offering high accuracy and low latency AV content alignment. The robust FPGA timestamping combined with software-driven algorithms ensures an efficient, compact product that's both easy to deploy and integrate. It comes with a management and configuration interface that provides ultimate flexibility. With an IEEE1588 compliant PTP time source, it generates alignment pulses for specified frame rates along with a timecode. The included API allows for easy configuration of both the IP core and software. The module's strong compliance with IEEE1588v2 enhances its adaptability to existing systems, making it a reliable synchronization solution for professional broadcasters. Korusys has developed this synchronization product suite capitalizing on their extensive expertise in PTP synchronization, ensuring it meets the highest standards of precision required in the broadcast industry. When coupled with its user-friendly management interface and API, this makes the SMPTE 2059-2 Solution a valuable addition to any broadcast synchronization setup.
Pico Semiconductor's high-performance PLLs and DLLs are designed to minimize noise while delivering robust performance across various frequency ranges. These components support critical operations in electronics by synchronizing the timing of various integrated circuits, ensuring smooth and efficient performance. The PLL offerings include low noise capabilities with operating frequencies reaching up to 5GHz, suitable for a diverse set of applications that require precise clock generation and signal synchronization. Variants include designs that operate at 3.25GHz and a wide range from 135MHz to 945MHz, adapting to the needs of different systems and environmental conditions. These PLLs and DLLs are particularly essential in multichannel and high-speed data applications where timing accuracy and signal integrity are crucial. They facilitate high-speed data transfer and integration with other components, enhancing the overall system efficiency while reducing power consumption.
Microdul's capacitive proximity switch is engineered for exceptional energy efficiency, adeptly detecting touch and proximity events. The switch is versatile enough to cater to single buttons, keyboards, sliders, or proximity switches, making it suitable for a range of interactive applications. With its ultra-low power consumption, it becomes an ideal choice for systems where energy savings are crucial, such as in handheld devices or smart panels, extending the usability phase of these devices significantly.
Designed for integration into facilities relying on Power over Ethernet (PoE), the PoE Analog Clock from the Traditional Series ensures consistent and synchronized time display. Ideal for environments such as schools or business complexes, these clocks emphasize reliability and accuracy. They operate seamlessly within existing IT infrastructures, utilizing PoE technology to simplify setup and maintenance by eliminating the need for separate power connections. This design reduces wiring clutter, making it a versatile choice for both retrofit and new construction projects. The PoE Analog Clock features a robust and attractive design suitable for various interior styles, from traditional offices to modern spaces. Available in multiple sizes and styles, it can be customized to feature organizational branding or specific color schemes. As part of a synchronized infrastructure, these clocks support efficiency by ensuring uniform time display across a campus or facility, minimizing discrepancies and enhancing time-sensitive activities like class schedules or shift rotations. Built to endure, the PoE Analog Clocks from Primex are made with materials meant to withstand the regular wear and tear of institutional environments. Their synchronization with network time protocols ensures accuracy, even during daylight saving shifts or power interruptions, reducing the need for manual adjustments and maintenance.
This PLL is a fractional–N phase-locked loop designed for high-performance clock generation with low jitter and wide frequency range capabilities, suitable for demanding RF transceiver applications. It integrates a VCO, loop filter, and optional crystal oscillator for flexibility across various ASIC designs. Operating up to 2.2 GHz, this PLL is ideal for applications requiring precise clock synchronization and offers configurable outputs for adaptable system integration.
TimeServo serves as a precise FPGA system timer or clock that supports line-rate independent packet timestamping while addressing high-resolution, modest accuracy timekeeping needs. Engineered with a PI-DPLL, it synchronizes local TCXO with an external 1 PPS signal, enabling high syntonicity and facilitating accurate timestamping with MAC-integrated environments. The component can be extended to TimeServoPTP for a fully compliant IEEE-1588v2/PTP configuration, creating a standalone slave device without the need for host intervention. Providing up to 32 runtime-tunable outputs, TimeServo operates independently across diverse clock domains and supports various output formats including binary, IEEE ordinary, and transparent. Management and observability through an AXI control plane enable dynamic time adjustments and phase-frequency monitoring, ensuring operational adaptability. The attribute of using a standard AXI4-Lite interface strengthens integration prospects with existing FPGA setups. TimeServo's robust phase lock capabilities are backed by a 120-bit resolution phase accumulator and phase-locked loop (PLL) systems capable of maintaining jitter accuracy and flexibility. The design advances are supplemented with application examples and software tools to ease setup and implementation, supporting a wide range of time-sensitive industrial applications.
Meet our high-performance Low SWaP SDR optimized for AI & ML at the RF edge. Optimized for small form factor applications with challenging SWaP-C requirements and superior integration capabilities, it is ideal for applications like UsX payloads.
The UART IP provides simple and effective serial communication capabilities, adaptable for a variety of applications. With support for the 16450 and 16550 standards, it facilitates seamless integration into designs requiring reliable data transfer, particularly in systems like modems and older PCs. This IP is distinguished by its simplified interface and its ease of implementation across different environments.
Orthogone's ULL PCIe DMA Controller is optimized for low-latency data transfers, crucial for high-performance data center applications. This controller facilitates lightning-fast bidirectional data transfer between FPGA-based systems and host CPUs via the PCIe interface, meeting the industry's stringent latency requirements. With a round-trip time under 585 nanoseconds, the ULL PCIe DMA Controller provides extensive customization through its multi-channel Circular Buffer DMA (CBDMA) architecture, tailored for ultra-low latency operations. Developers are supported with a comprehensive software kit facilitating seamless integration with FPGA logic and existing network stacks. This module is engineered for effortless integration with standard PCIe endpoints, supporting up to Gen 4 x8 configurations. It incorporates high-quality verification techniques and a flexible, Linux-compatible kernel bypass implementation, making it ideal for applications demanding minimal latency and jitter.
The Phase-Locked Loop (PLL) provided by ASIC North is crafted to manage frequency synthesis and clock generation, essential for timing applications in complex electronics. Its versatile architecture can be used across various platforms, facilitating synchronization in communication systems. This PLL features low jitter and power consumption, contributing to its efficiency in modern semiconductor applications.
The logiCLK core facilitates clock management for AMD Zynq 7000 All Programmable SoCs and FPGAs by offering frequency synthesis, deskew, and jitter reduction capabilities. It features twelve independent, configurable clock outputs, six of which can be dynamically adjusted via the Dynamic Reconfiguration Port. This flexibility ensures precise timing management in versatile design applications.
ADiiS is a specialized division within EASii IC, focusing on the design, development, and production of advanced cameras and video encoders, primarily for the aeronautical sector. With over 15 years of industry experience, ADiiS has collaborated with major aerospace enterprises across Europe to deliver high-quality video solutions tailored for in-flight activities. These products, which boast compliance with established standards like DO160 and MIL810, offer unparalleled reliability and flexibility, making them indispensable for modern aerospace applications.
The H.264/AVC 1080 60p Baseline Profile Encoder/Decoder is tailored for high-definition video applications demanding compression efficiency without sacrificing output quality. This IP is particularly effective for real-time streaming and video conferencing, where maintaining a smooth frame rate and high-quality visuals is non-negotiable. Geared towards applications needing efficient bandwidth management, the encoder/decoder provides optimal compression ratios. The baseline profile allows it to function effectively across various platforms, making it an excellent choice for versatile deployments in both consumer and professional settings. Its capability for 60 frames per second processing ensures fluid motion and detailed image capture, necessary for applications like gaming or high-speed broadcasting, where performance and image clarity are paramount.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!