Is this your business? Claim it to manage your IP and profile
iNoCulator is an innovative solution designed to expedite the development of flexible and configurable Network-on-Chips (NoCs). This comprehensive platform supports NoC creation from initial concepts to system architecture, culminating in RTL simulation, emulation, and implementation. Notable for its user-friendly editing tools, iNoCulator offers complete configuration flexibility and integrates fully with existing EDA environments. This makes it an ideal choice for designers needing seamless and efficient NoC development processes. Its adaptability not only enhances the speed and efficiency of SoC architectures but also significantly reduces time-to-market.
The PCIe Gen6 Controller is engineered to meet the bandwidth and performance demands of the latest generation of PCIe applications. Offering up to 256GB/s of bidirectional throughput, it is optimized for high-speed data transfer and low latency operations essential for modern data-driven environments. The controller supports advanced features like backward compatibility with earlier PCIe generations, scalable lanes, and flexible configuration options. Its robust design ensures reliable data integrity and system stability across a variety of applications, making it a versatile choice for both enterprise and consumer markets.
The NC-NoC offers an advanced, configurable NoC solution that is both scalable and physically aware. It is designed to accommodate multiple clocking schemes, making it suitable for a wide range of applications not requiring coherency. This solution is compatible with various protocols such as AXI4/3, AHB, APB, and AXI-lite, with bus widths ranging from 32 to 2048 bits. Its layered architecture facilitates seamless integration into diverse SoC environments, providing a robust framework for efficient data routing and high system performance. The NC-NoC stands out for its capacity to support complex, multi-protocol operations, delivering reliable and high-speed interconnectivity within SoCs.
C-NoC represents a major advancement in coherent NoC technology, scheduled for release in the second half of 2023. It supports an array of topologies, including mesh, grid, and torus, and incorporates on-chip L3 cache to reduce latency significantly. This solution is engineered to support multiple protocols such as CHI, AXI4/3, AXI-lite, ACE, and ACE-lite, with adaptability to bus widths from 32 to 2048 bits. C-NoC's versatile design makes it a powerful option for systems that require coherence and high-speed data processing. The integration of robust caching mechanisms ensures optimized data flow and enhanced system efficiency, making it a valuable addition for sophisticated SoC designs.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.