Is this your business? Claim it to manage your IP and profile
The AHB-Lite APB4 Bridge from Roa Logic is a versatile interconnect solution, designed to serve as a bridge between the AMBA 3 AHB-Lite v1.0 and the APB v2.0 (APB4) bus protocols. This soft IP core facilitates the connection of multiple APB4 peripherals through a single bridge, optimizing system design by reducing complexity and cost. The core is fully parameterized, supporting various APB4 address and data widths, and offers the capability to handle burst transfers automatically. It also supports different clock domains per interface, efficiently managing cross-domain timing with ease. This flexibility in design makes it suitable for a wide range of applications, especially those requiring efficient, cost-effective interconnect solutions. The AHB-Lite APB4 Bridge is ideal for use in applications requiring high integration and efficient communication between high-speed processors and peripheral devices. Source code and detailed documentation are readily available for download from Roa Logic's GitHub repository, ensuring developers have all necessary resources for seamless integration.
The RV12 is a versatile, single-issue RISC-V compliant processor core, designed for the embedded market. With compliance to both RV32I and RV64I specifications, this core is part of Roa Logic's 32/64-bit CPU offerings. Featuring a Harvard architecture, it efficiently handles simultaneous instruction and data memory operations. The architecture is enhanced with an optimizing folded 4-stage pipeline, maximizing the overlap of execution with memory access to reduce latency and boost throughput. Flexibility is a cornerstone of the RV12 processor, offering numerous configuration options to tailor performance and efficiency. Users can select optional components such as branch prediction units, instruction and data caches, and a debug unit. This configurability allows designers to balance trade-offs between speed, power consumption, and area, optimizing the core for specific applications. The processor core supports a variety of standard software tools and comes with a full suite of development resources, including support for the Eclipse Integrated Development Environment (IDE) and GNU toolchain. The RV12 design emphasizes a small silicon footprint and power-efficient operation, making it ideal for a wide range of embedded applications.
The AHB-Lite Multilayer Switch by Roa Logic is engineered to provide a high-performance, low-latency interconnect fabric for systems employing numerous AHB-Lite bus masters and slaves. This IP core enables configurations that support virtually unlimited bus connections, facilitated by slave-side arbitration for each slave port, thereby eliminating the need for individual bus masters to implement arbitration logic. A standout feature of this switch is its use of priority and round-robin based arbitration methods to efficiently manage multiple bus requests. Typically achieving arbitration within a single clock cycle, this design ensures minimal delay in data transfer across the network, promoting seamless communication in complex systems. With a fully parameterized architecture, it allows for the customization of bus interfaces to meet specific design needs, ensuring compatibility and optimal performance across varied configurations. Complete source code and comprehensive documentation are made available through Roa Logic’s GitHub repository, providing developers with the resources needed for successful integration and deployment.
The AHB-Lite Timer from Roa Logic is a versatile and fully parameterized soft IP designed to implement multiple timers as per the specifications laid out in the RISC-V Privileged 1.9.1 specification. This timer core interfaces through a well-compliant AHB-Lite Slave interface, allowing seamless integration into systems requiring precise timing functionalities. Offering extensive configurability, the IP allows users to define the number of timers, address and data widths, as well as the time base, which is derived from the AHB-Lite bus clock, scaled down according to programmable values. This flexibility supports a range of applications requiring accurate time tracking. Ideal for various embedded applications where timing precision is paramount, the AHB-Lite Timer features a single interrupt output that triggers when any enabled timer is activated. Developers can access detailed resources including source code and documentation from Roa Logic’s GitHub repository, ensuring an easy setup and integration process.
The 8b/10 Decoder from Roa Logic is a comprehensive implementation of the well-known 8b10b line coding scheme, utilized for achieving DC-balance and bounded disparity during serial data transmission. This system is essential for maintaining synchronization between data and clock signals, thus utilized in high-speed data transmission protocols to enable reliable data recovery. This decoder efficiently translates 10-bit encoded symbols into 8-bit data while continuously monitoring for bit errors. It adeptly recognizes and processes special comma characters, with intrinsic functionality for identifying K28.5 symbols widely used across many data communication standards. The architecture of the 8b/10 Decoder allows for cascading to support 16b20b decoding, expanding its utility in complex serial communication systems. Its design is fully synthesizable, making it versatile across different technology platforms. Roa Logic supports developers with easily accessible documentation and source materials available on GitHub, fostering straightforward adoption and integration into modern data transmission systems.
The Platform-Level Interrupt Controller (PLIC) from Roa Logic is a highly adaptable interrupt management system, crafted in accordance with the RISC-V Privileged v1.10 specification. This core seamlessly integrates with AHB-Lite, supporting a wide range of interrupt sources and targets. It provides a robust foundation for managing complex interrupt architectures, essential in modern embedded systems. The PLIC core is meticulously designed for configurability, offering custom parameters for address and data widths, as well as the capacity to set unique priority levels per interrupt source. It includes features like programmable priority thresholds and an interrupt pending queue, allowing for tailored performance to meet the specific needs of an application. This controller ensures efficient handling of interrupt masking using a priority threshold system, further enabling sophisticated event management in multi-tasking environments. With comprehensive documentation and source code available through Roa Logic's GitHub, the PLIC is an accessible solution for developers looking to integrate reliable interrupt control in their RISC-V based systems.
The AHB-Lite Memory core from Roa Logic is designed to implement on-chip memory that interfaces seamlessly with AHB-Lite based systems. This soft IP core fully adheres to the AMBA 3 AHB-Lite v1.0 specifications, ensuring compatibility and efficient operation within established system architectures. It supports a single host connection, providing configurable address and data widths, as well as memory depth and technology targets. Notably, this memory core can be tailored through various parameters to fit specific application requirements, including options for combinatorial or registered data output. The core is devised for optimal performance and resource management across different technology nodes, ensuring a balance between access speed and resource usage. This IP core is ideally suited for applications requiring fixed on-chip storage that assures high compatibility and adaptability to various system setups. Access to source code and comprehensive documentation through Roa Logic’s GitHub simplifies the integration and customization process for developers, facilitating swift implementation in diverse design environments.
The APB4 GPIO core by Roa Logic offers highly customizable input/output capabilities for system designers looking to incorporate general-purpose bidirectional IO functionality into their designs. This core is fully compliant with the AMBA APB v2.0 protocol, more commonly known as APB4, and provides automatic synchronization of general inputs to the bus clock, ensuring reliable and seamless operation. Designed for maximum flexibility and configurability, this core allows users to set the number of IOs, operating modes for outputs (push-pull or open-drain), and manage inputs asynchronously to the core while maintaining synchronization through automatic processes. This flexibility makes it highly adaptable to a broad range of use cases where bidirectional communication is essential. The APB4 GPIO is particularly suitable for applications in systems where straightforward, cost-effective peripheral interfacing is required. Developers have access to detailed documentation and source code through Roa Logic's GitHub platform, making it easier to customize and integrate according to specific application needs.
The Roa Logic APB4 Multiplexer is a crucial IP designed to support the APB v2.0 protocol. This component enables a single APB4 master to manage data communication with multiple APB4 slave peripherals, optimizing the interface's power consumption and complexity. It features a variety of user-configurable settings to define the number of peripherals, as well as address and data widths for precise control over system design. A key capability of this multiplexer is its user-defined address mapping per peripheral, ensuring efficient data routing and interface management. This feature is particularly beneficial in applications requiring streamlined peripheral management to reduce overhead and improve operational efficiency. Employing a fully parameterized architecture, the APB4 Multiplexer delivers flexibility in tailoring the system's interface capabilities, making it ideal for a range of low-power, cost-sensitive applications. With access to comprehensive documentation and source code via Roa Logic’s GitHub, developers are equipped with the necessary tools to integrate this solution into their systems efficiently.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
