Is this your business? Claim it to manage your IP and profile
The Blazar Bandwidth Accelerator Engine is an advanced memory solution that integrates in-memory computing capabilities for high-capacity, low-latency applications. This engine accelerates data processing by incorporating up to 32 RISC cores, significantly boosting data throughput and application performance. The built-in memory offers a capacity of up to 1Gb, effectively supporting high bandwidth and low latency operations critical in modern networking and data center infrastructures. Key features include the ability to perform tasks traditionally reserved for external processing units directly within the memory, reducing data movement and improving system efficiency. By embedding specific in-memory operations such as BURST and RMW functions, the Blazar engine minimizes execution time and interaction with external processors, offering optimal performance in SmartNICs and SmartSwitch applications. This accelerator engine is specifically designed to operate seamlessly with dual-port memory architectures, allowing parallel data access and processing. This feature is crucial for applications requiring high reliability and fast data aggregation, thus supporting sophisticated networking requirements inherent in 5G and advanced computing environments.
The Quazar Quad Partition Rate Memories are designed to support the next generation of high-speed, low-latency, and high-bandwidth random access memory applications. The Quazar architecture allows a single memory IC to replace multiple QDRs, providing high capacity and simplified design integration within FPGA systems. This memory solution offers flexibility through its operational modes: DEEP mode, which configures memory access as four independent SRAMs, and WIDE mode, which configures as eight independent SRAMs, enabling dynamic memory partitioning. Each Quazar IC features a high capacity of either 576Mb or 1Gb, with operational modes that improve system bandwidth and reduce board complexity by utilizing fewer serial SERDES connections. This leads to lower costs and simpler board designs. The use of dual-port memory supports advanced applications where high throughput and data integrity are paramount, such as network switches and data planes. The Quazar memory systems greatly enhance system-level performance by offering increased memory bandwidth and simplified FPGA interfacing through the MoSys-supplied RTL Memory Controller. This controller ensures efficient management of high-speed SERDES interfaces while maintaining system integrity, positioning the Quazar memory as an ideal replacement for traditional QDR memory configurations.
The LineSpeed FLEX Family encompasses a range of 100G PHY products designed to facilitate high-speed communications across various interfaces, including retiming, gearbox functions, and multiplexing. These products comply with industry standards, such as IEEE, offering wide-ranging compatibility for diverse networking environments. Notably, the family supports a variety of data rates from 10G to 100G, allowing for mixed and independent port speeds. The retimers in particular are protocol-independent, providing a flexible solution adaptable to many networking configurations, particularly in line cards and modules, where space and efficiency are critical. The LineSpeed FLEX products also feature robust error correction capabilities, including on-chip RS-FEC. This assures data integrity across extensive network infrastructures, thus mitigating signal degradation over long distances. By simplifying the integration process and ensuring consistent performance, LineSpeed FLEX is integral to modern network practices, accommodating dense 10G Ethernet configurations and high-reliability systems.
The Stellar Packet Classification Platform provides ultra-high-speed packet processing capabilities for FPGAs, essential for sophisticated network applications requiring rapid address lookups and complex rule evaluations. This platform supports high-throughput scenarios with capabilities for handling millions of rules and performing extensive lookups with exceptionally high accuracy and reliability. Designed to accommodate IPV4/6 address lookup as well as implementing Access Control Lists and Longest Prefix Match functionalities, the Stellar platform ensures seamless packet flow in network environments. With performance extending from 25Gbps to over 1Tbps, this classification engine enables real-time packet analytics and decision making. Utilized in high-reliability areas such as firewall systems and anti-DDoS measures, the Stellar platform ensures networks operate smoothly under demanding conditions. The integration of live updates and 480-bit key support further enhances its utility in both current and evolving network architectures, making it a valuable asset for operators seeking robust data security and traffic management solutions.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
