Is this your business? Claim it to manage your IP and profile
The DisplayPort 1.4 core by Parretto offers a comprehensive solution for implementing DisplayPort functionalities in electronic designs. This IP supports both source (DPTX) and sink (DPRX) configurations, making it a versatile choice for any DisplayPort application. It operates at link rates of 1.62, 2.7, 5.4, and 8.1 Gbps, including embedded DisplayPort rates, and supports 1, 2, and 4 DP lanes. The IP core is built with adaptability in mind, featuring native video and AXI stream video interfaces. It supports both Single Stream Transport (SST) and Multi Stream Transport (MST) modes, accommodating diverse video streaming needs. With dual and quad pixels per clock transmission, it can deliver up to 10-bit video in various colorspaces such as RGB, YCbCr 4:4:4, YCbCr 4:2:2, and YCbCr 4:2:0. Additionally, the DisplayPort 1.4 IP core includes a secondary data packet interface for audio and metadata transport, enhancing multimedia performance. It comes with an accessible Video Toolbox that includes a timing generator, test pattern generator, and video clock recovery feature. Parretto provides full source code access, ensuring customizable integration and increased product reliability.
The JPEG-LS Encoder core from Parretto is designed to provide superior lossless image compression, compliant with the JPEG-LS standard, known for its efficacy in reducing data without compromising image integrity. Adhering to the ISO/IEC 14495-1 and ITU-T Rec. T.87 specifications, this encoder surpasses JPEG-2000 in many cases due to its minimal resource requirements and negligible latency. It delivers remarkable compression performance for images with sample depths ranging from 8 to 16 bits, and operates with less than one line of encoding latency, eliminating the need for external memory. The core is capable of processing one pixel per clock cycle and offers configurable output data word widths to tailor to specific image processing tasks. This encoder ensures seamless data flow with its pixel and FIFO data interfaces, or alternatively, through an Avalon Streaming interface equipped with back-pressure support. It is suitable for high-resolution image processing up to ultra-high-definition levels, making it a flexible and effective solution for a wide range of imaging applications.
Designed for seamless integration of the V-by-One HS interface with FPGA development platforms, the Alcora V-by-One HS Daughter Card supports high-speed video data transmission. This card can interface with FPGA boards using 8 RX and 8 TX lanes, allowing for extensive bandwidth utilization. The Alcora card is distinguished by its two available versions, differing by their header pin count: 51-pin and 41-pin. Optimized for high-definition video transmission, it supports resolutions of 4K at 120Hz or 8K at 30Hz by combining two daughter cards for enhanced lane capacity. To maintain signal integrity, Alcora incorporates two clock generators to manage transceiver reference clock synthesis and reduce recovered RX clock jitter. As a high-speed digital video interface solution, it is tailored particularly for display applications that demand rigorous performance and reliability standards.
The Tentiva Video FMC by Parretto is engineered to serve as a high-performance modular Video FMC board, optimized for demanding video processing tasks. Its design enables adaptability through the inclusion of two modular PHY slots, which can accommodate various PHY cards, expanding its functionality and application range. These PHY slots are equipped to handle data rates up to 20 Gbps, providing a robust interface between Tentiva and PHY cards. This configuration makes Tentiva suitable for a vast array of advanced video applications, with support for DisplayPort 2.1 TX/RX PHY cards for seamless high-definition video transmission and reception. Built for compatibility, Tentiva can be integrated with FPGA development boards featuring FMC headers, allowing developers to integrate it effortlessly within diverse development environments. Its modular architecture ensures significant flexibility, permitting easy PHY card upgrades or replacements as required by specific project needs.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
