Is this your business? Claim it to manage your IP and profile
Designed for high-fidelity data conversion needs in avionics, the ARINC 818 Streaming IP Core transforms data streams between pixel buses and ARINC 818 formatted Fibre Channel serial data streams. It can efficiently handle both real-time conversion from pixel buses into an ARINC 818 format and vice versa. Employed in environments where data precision is crucial, this IP core ensures that complex visual data is accurately transmitted across the system, supporting seamless system integration and operation.
The Ethernet Real-Time Publish-Subscribe (RTPS) IP Core offers a thorough hardware implementation of the Ethernet RTPS protocol, which is utilized for real-time communication in Ethernet networks. Its architecture supports efficient and deterministic data transfer, crucial in environments that demand reliable and high-speed data exchanges. The IP core is particularly beneficial within applications that require consistent communication and reduced latency, fostering robust network infrastructures.
The ARINC 818 Direct Memory Access (DMA) IP Core delivers an optimal hardware solution for ARINC 818 protocol management. Designed with embedded systems in mind, it offloads key tasks such as formatting, timing controls, and buffer management, freeing up processor resources for other crucial operations. This core ensures efficient data receipt and transmission, providing significant gains in embedded application performance by consolidating data handling processes.
The FC Anonymous Subscriber Messaging (ASM) IP Core offers a hardware-based full network stack for executing FC-AE-ASM protocols. This core features label lookup via hardware, includes DMA controllers and message chain engines, and supports F-35 interface compatibility. The IP core effectively addresses the challenges of high-speed, reliable messaging in avionics networks, ensuring seamless digital communication where precision and accuracy are essential.
The High Speed Data Bus (HSDB) IP Core by New Wave Design provides a comprehensive physical (PHY) and MAC layer hardware implementation. It is engineered to deliver full-rate data throughput, facilitating seamless integration into network infrastructures. With a particular focus on compatibility, it features a design that aligns with F-22 interface standards, ensuring smooth application within related military avionics systems. This core is central to maintaining robust and high-speed data transmission in demanding environments.
The HOTLink II IP Core offers complete Layer 2 hardware integration for High Speed Interconnect (HSI) applications. Its architecture allows for seamless integration into systems requiring high data throughput, supporting multiple operational rates as per standardized guidelines. Engineered to align with F-18 interfaces, this IP core provides reliable data management in complex airborne systems. By facilitating effective data exchange, it enhances the information throughput and reliability that are critical in defense applications.
New Wave Design's FC Upper Layer Protocol (ULP) IP Core executes a complete hardware implementation of FC-AE-RDMA and FC-AV protocols. It is engineered with hardware-based buffer mapping, DMA controllers, and message chain engines, enhancing communication efficiency in complex network layers. Its compatibility with F-18 and F-15 aircraft systems highlights its utility in defense communications, where reliable and high-speed data transactions are crucial.
Providing a complete IP solution for Fibre Channel layers FC-1 and FC-2, the FC Link Layer (LL) IP Core is designed for robust data networking operations. This core enables the efficient management of data streams, vital for sustaining high-throughput and reliable communication channels. It is adaptable for various implementations, offering flexibility to meet specific networking requirements while ensuring data integrity and stability in mission-critical contexts.
The Serial Front Panel Data Port (sFPDP) IP Core offers a complete hardware implementation conforming to the ANSI/VITA 17.1-2015 standard, ensuring maximum data throughput with minimal latency. It supports full-bandwidth operation and is equipped with an easily integrable frame interface, making it ideal for high-speed data communication applications. With its robust integration support, it is tailored for applications requiring efficient serialized data transmission, providing a reliable backbone for mission-critical data flow.
The 1394b PHY IP Core provides a hardware foundation for high-speed IEEE-1394b data transmission, delivering critical support for physical-layer data processing. It integrates smoothly within existing data frameworks, supporting the standard PHY-Link interface. Essential for maintaining high-speed data integrity, it is designed for complex systems that require dependable and efficient data transfer, ensuring seamless implementation in demanding applications.
Providing a robust solution for IEEE-1394 data networks, the Mil1394 GP2Lynx Link Layer Controller IP Core offers hardware-level integration for optimal performance. It incorporates standard PHY-Link interfaces, allowing seamless connectivity in complex defense communication frameworks. Essential in environments requiring high data integrity and quick data transfers, this core enhances both the reliability and speed of communication systems, crucial for time-sensitive operations.
The Mil1394 AS5643 Link Layer Controller IP Core is designed to provide a hardware-based full network stack for AS5643 communications. It features efficient hardware-based label lookups, DMA controllers, and message chain engines. With compatibility for platforms such as the F-35, this core streamlines performance in aviation communication environments, ensuring reliable and robust data handling in fast-paced operational contexts.
The Mil1394 OHCI Link Layer Controller IP Core delivers a comprehensive hardware-based implementation of the IEEE-1394 standard. This IP core allows for efficient PHY-Link interfacing and integrates seamlessly with embedded processors via an AXI bus, supporting PCIe or other embedded systems. It is especially beneficial in environments where high-performance and reliable data transmission are required, ensuring robust networking capabilities in complex aerospace systems.
Explore how RoCE v2 enhances mission-critical sensor fusion in embedded systems, offering speed and efficiency without burdening the CPU. Read more
Explore the strategic considerations and benefits of migrating from UltraScale/UltraScale+ to AMD's state-of-the-art Versal platform. Read more
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
