Is this your business? Claim it to manage your IP and profile
The eSi-Connect suite introduces a fully integrated solution encompassing a wide variety of processor peripherals, each interfacing seamlessly through standard AMBA protocols like AXI, AHB, or APB, simplifying integration and development of SoC architectures. This suite features memory controllers for DDR, SPI Flash, and interfaces including USB, UART, and GPIO among others, bounded by real-time and control functionalities such as timers and watchdogs. Each peripheral component is highly configurable to adjust features like FIFO sizes for UART, I2C clock rates, SPI operating modes, providing modular flexibility to target specific application needs. Low-level driver software accompanies each peripheral for real-time deployments, enhancing the module's utility for prompt SoC integration and application fulfillment. This attribute ensures enhanced interoperability within diverse design environments fulfilling both immediate and long-term product objectives through architectural simplicity and reliable performance-level adaptability.
The eSi-3250 stands as a high-performance 32-bit RISC IP processor, optimized for implementations within ASIC or FPGA environments that demand rigorous caching strategies due to slower internal or external memories. Noteworthy for its adaptable instruction and data cache capabilities, this core is tailored to excel in scenarios where the CPU core to bus clock ratio exceeds singularity. The eSi-3250 integrates dual separate caches for both data and instructions, enabling configuration in various associativity forms optimizing for elevated performance while maintaining power efficiency. It includes a specialized optional memory management unit, vital for memory protection and the deployment of virtual memory, accommodating sophisticated system requirements. Incorporating an expansive instruction set, the processor is equipped for intensive computational tasks with a multitude of optional additional instruction types and addressing modes. Additional requisite supporting hardware includes incorporated debug features conducive to efficient system analysis and troubleshooting, solidifying the eSi-3250's position as a favored choice for high-throughput, low-power applications across a spectrum of technology processes.
The eSi-1600 is a compact, low-power, and cost-effective processor core specifically engineered for integration into both ASIC and FPGA designs. It delivers performance comparable to costlier 32-bit processors while maintaining an affordability akin to 8-bit options, making it suited for control tasks within mature mixed-signal environments requiring less than 64kB memory. Despite its 16-bit design, it achieves notable power savings by executing applications in fewer clock cycles, reducing the need for high-frequency operations and enabling faster power-down states. Boasting a versatile instruction set, the eSi-1600 encompasses both general-purpose and optional custom functions, enhancing flexibility for specialized computations. Innovative architectural features like a 5-stage pipeline facilitate high clock speeds even in older technologies. This processor supports intricate arithmetic operations including multiply-accumulate and division, along with diverse bit manipulation instructions beneficial for efficient data handling and algorithm execution. Moreover, its capacity to intermingle 16 and 32-bit instructions increases code density, optimizing both performance and power efficiency. The eSi-1600 supports various operating modes and privileges via an optional memory protection unit, providing secure execution for multiple applications. Comprehensive debugging support assists in effective program diagnosis and optimization. This processor core is thoroughly validated across technological processes and included as a Verilog RTL IP core, illustrating its adaptability, reliability, and readiness for broad deployment.
The eSi-3200 represents the mid-tier solution in the eSi-RISC family, bringing a high degree of versatility and performance to embedded control systems. This 32-bit processor is proficiently designed for scenarios demanding enhanced computational capabilities or extended address spaces without compromise on power efficiency, suitably fitting applications with on-chip memory implementations. Engineered without a cache, the eSi-3200 facilitates deterministic performance essential for real-time applications. It leverages a modified-Harvard architecture allowing concurrent instruction and data fetches, maximizing throughput. With a 5-stage pipeline, the processor achieves high clock frequencies suitable for time-critical operations enhancing responsiveness and efficiency. The comprehensive instruction set encompasses core arithmetic functions, including advanced IEEE-754 single-precision floating-point operations, which cater to data-intensive and mathematically challenging applications. Designed with optimal flexibility, it can accommodate optional custom instructions tailored to specific processing needs, offering a well-balanced solution for versatile embedded applications. Delivered as a Verilog RTL IP core, it ensures platform compatibility, simplifying integration into diverse silicon nodes.
The eSi-3264 epitomizes the pinnacle of the eSi-RISC portfolio, presenting a 32/64-bit processor furnished with SIMD extensions catering to high-performance requirements. Designed for applications demanding digital signal processing functionality, this processor capitalizes on minimal silicon usage while ensuring exceedingly low power consumption. Incorporating an extensive pipeline capable of dual and quad multiply-accumulate operations, the eSi-3264 significantly benefits applications in audio processing, sensor control, and touch interfacing. Its built-in IEEE-754 single and double-precision floating point operations promote comprehensive data processing capabilities, extending versatility across computationally intensive domains. The processor accommodates configurable caching attributes and a memory management unit to bolster performance amidst off-chip memory access. Its robust instruction repertoire, optional custom operations, and user-privilege modes ensure full control in secure execution environments, supporting diverse operational requirements with unmatched resource efficiency.
Designed for high-performance and cost-effective processing, the eSi-1650 CPU core is a 16-bit processor that introduces an instruction cache to boost efficiency in power and area. This processor is tailored to work with mature process nodes utilizing OTP or Flash for program memory, eliminating the dependence on large on-chip shadow RAMs and allowing maximum CPU frequency operation independent of OTP/Flash limitations. This core presents an efficient power utilization as it allows running switch applications utilizing an instruction cache, thereby reducing memory fetch time and conserving power. Equipped with an impressive instruction set and optional custom operations, the core ensures adept handling of complex computations and data manipulations. The RISC architecture ensures streamlined performance by executing applications in fewer clock cycles, which can either enhance throughput or extend low-power states. The eSi-1650 features a 5-stage pipeline supporting complex bit and arithmetic instructions, multiprocessor configurations, and high code density through sophisticated instruction encoding. Debugging and troubleshooting are facilitated through advanced hardware debugging capabilities. Also included is an optional Memory Protection Unit for secure operations that distinguish between user and kernel spaces, contributing to system security and robustness. Delivered in a Verilog RTL format, it aligns with diverse technological processes, making it a versatile option for various embedded applications.
eSi-Floating Point cores offer a complete suite for executing IEEE 754-2008 compliant floating-point arithmetic operations, integral for projects requiring mathematical precision and effective data handling in sophisticated computing environments. These operations include addition, subtraction, multiplication, division, and more, applicable for single, double, and half-precision contexts. Cores within this suite are engineered to accommodate denormalized numbers, infinities, NaNs, and support rounding strategies alongside exception flags indicating calculation precision or errors. This solidifies their functionally robust design adaptable to diverse floating-point processor requirements. Fully pipelined to ensure one output per cycle, the distribution of these IP cores includes technology-independent formats (Verilog HDL), ensuring compatibility across ASIC and FPGA deployments. This versatility makes them an essential asset for computational applications across industries demanding high precision and consistent performance.
This development suite delivers a comprehensive array of tools meticulous designed to aid embedded application creation on eSi-RISC architectures. Available across major operating systems including Windows, Linux, and macOS, it is accessible at no additional cost to licensees of eSi-RISC processors, facilitating a seamless and efficient development workflow. Key features include a C/C++ IDE underpinned by Eclipse, incorporating functionality for project management, source navigation, and numerous code augmentation tools. This suite supports multi-core debugging and hardware target interfacing through USB/JTAG as well as offers peripheral emulation capabilities aiding in comprehensive development activities even in the absence of hardware. The suite also features GCC as the C/C++ compiler, optimized for performance with support for hardware floating point operations and vectorization. It ensures robust debugging features via an integrated instruction set simulator with extended profiling and analysis capabilities, underpinning effective troubleshooting and performance tuning, establishing a streamlined development environment ripe for various embedded innovations.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
