Is this your business? Claim it to manage your IP and profile
Enclustra's Universal Drive Controller is a comprehensive motor control solution encompassing support for DC, brushless, and stepper motors. It features a field-oriented control for BLDC motors, a trajectory planner, and complete position control, eliminating the need for additional drive controller chips. By reducing both the CPU load and system cost, this IP facilitates efficient motor control suitable for multiple applications, including robotics and automation. Seamlessly integrating with standard FPGA development tools, it provides robust support for DC and BLDC motors by allowing autonomous management, making it an ideal choice for reducing development times and costs in motion control systems.
The Universal DSP Library from Enclustra offers robust FPGA implementations for commonly used digital signal processing tasks, such as FIR and CIC filters, mixers, and function approximations. Designed to reduce development time, every component comes as VHDL source code and as a block in the AMD Vivado ML Design Suite IPI framework. This setup allows for rapid building of processing chains using either the GUI or direct VHDL instantiation. The library supports multi-channel data processing, both parallel and TDM, and is geared towards minimizing integration complexity while maximizing performance.
Enclustra's UDP/IP Ethernet IP core streamlines the process of enabling communication via Ethernet in FPGA-based systems. Highly configurable and optimized for Intel and AMD architectures, this IP core ensures fast and reliable data transmission at full 1 Gbit/sec wire speed. It supports multiple media independent interfaces, including MII, RMII, GMII, and RGMII, allowing for versatile usage across different Ethernet setups. The IP core minimizes resource usage while maximizing throughput, making it an excellent choice for communication applications that require high-speed data exchange with minimal overhead.
The Stream Buffer Controller from Enclustra is an efficient IP core designed for high-performance data management in FPGA systems. It functions as a Stream to Memory Mapped DMA bridge, managing up to 16 independent streams with configurable buffer sizes and addresses. This IP core allows for seamless data buffering in external memory, providing virtual FIFO capabilities, all while offering versatile operation modes suited for various applications. Integrated with AMBA AXI4-Stream interfaces and highly configurable, this IP adeptly manages data width conversion and supports robust, independent implementations.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
