Is this your business? Claim it to manage your IP and profile
The 2D FFT core is engineered to deliver fast processing for two-dimensional FFT computations, essential in image and video processing applications. By utilizing both internal and external memory effectively, this core is capable of handling large data sets typical in medical imaging or aerial surveillance systems. This core leverages Dillon Engineering’s ParaCore Architect utility to maximize flexibility and efficiency. It takes advantage of a two-engine design, where data can flow between stages without interruption, ensuring high throughput and minimal memory delays. Such a robust setup is vital for applications where swift processing of extensive data grids is crucial. The architecture is structured to provide consistent, high-quality transform computations that are essential in applications where accuracy and speed are non-negotiable. The 2D FFT core, with its advanced design parameters, supports the varied demands of modern imaging technology, providing a reliable tool for developers and engineers working within these sectors.
The UltraLong FFT is designed specifically for handling lengthy data sequences and is optimized for Xilinx FPGAs. This core utilizes external memory to enable the processing of very large block sizes, suitable for applications requiring extensive data handling. Performance is typically constrained by the bandwidth of the external memory, making this a robust option for demanding applications where memory resources are a pivotal consideration. By leveraging Dillon Engineering's sophisticated ParaCore Architect utility, the UltraLong FFT Core is tailored to individual project needs. This core provides engineers with a flexible tool, capable of adapting to variable lengths and data throughput requirements. As such, it plays a vital role in numerous fields including astrophysics and remote sensing, where large-scale data manipulation is essential. The core's architecture is finely tuned to achieve optimal data throughput while balancing memory usage. This makes it highly desirable in scenarios where efficiency and scale are crucial, enabling extensive and complex computations to be conducted seamlessly on FPGA platforms.
The Pipelined FFT core delivers continuous processing of data streams with efficient memory usage, thanks to its innovative pipelined architecture. Designed for scenarios requiring uninterrupted data flow, such as video processing or large-scale sensor networks, this core stands out for its ability to provide high-speed transformations with minimal latency. The pipelined execution style ensures that the core can maintain constant throughput without waiting for a full set of data before starting processing. This means that data can be continuously fed and transformed, making it particularly apt for real-time applications. The architecture effectively reduces memory bottlenecks, supporting seamless integration into systems where consistent data availability is key. Built using Dillon's powerful ParaCore Architect, this IP core allows for customization in terms of bit-width and point sizes to optimize performance across a variety of FPGA platforms. Its efficient use of logic resources makes it suitable for applications with stringent performance requirements, ensuring that it meets the demands of high-speed, low-latency environments like communications and broadcasting.
This Mixed Radix FFT Core is specifically constructed to handle FFT lengths beyond the standard radix-2. By incorporating combinations of radix-2, 3, 5, and 7, this core offers flexibility unprecedented in the FFT computing space. It's an excellent choice for DSP applications necessitating variable FFT sizes, such as seismic data processing or multi-carrier communication systems. Leveraging the ParaCore Architect’s adaptability, the Mixed Radix FFT can be configured for both FPGA and ASIC platforms, providing customizable throughput and memory usage to suit individual application demands. The core's ability to utilize a mixed-radix approach means it can efficiently manage a wide range of lengths, ensuring an optimal balance between speed and resource utilization. Built to integrate seamlessly with other systems, the Mixed Radix FFT Core is known for its robustness and flexibility. Its support for varying radix combinations allows it to meet the specific needs of diversified data processing scenarios, making it an invaluable asset in complex digital signal processing tasks.
The AES Crypto Core from Dillon Engineering stands as a powerful tool for encryption and decryption. Developed through their ParaCore Architect technology, this core is highly adaptable to various application needs, providing tailor-made solutions for security requirements across different platforms. It supports a full suite of encryption modes, including ECB, CBC, CFB, OFB, and CTR, ensuring compliance with stringent security standards like FIPS 197. The core can achieve data throughput rates of up to 12.8 Gb/s, making it suitable for high-speed encryption needs in industries such as finance and telecommunications. Its ability to dynamically change encryption keys without affecting performance is an added advantage for applications requiring robust security in real-time environments. Available in both generic HDL and targeted EDIF formats, the AES Crypto Core is also furnished with a comprehensive testbench for ease of integration and reliability verification. This core is ideal for developers looking to incorporate strong cryptographic functions within their products while maintaining high performance and flexibility.
The Load Unload FFT provides high-speed transformation capabilities tailored for applications with unique input/output loading needs. It is engineered to facilitate seamless transitions in and out of the FFT process, enabling synchrony with high bandwidth and real-time systems. This feature makes it ideal for industries like communications and radar where continuity and speed are paramount. Constructed with precision using Dillon’s ParaCore Architect utility, this core offers adaptability across various platforms. The core's design allows for efficient resource allocation, reducing latency and enhancing performance in critical applications. Respected for its capacity handling and ease of integration, the Load Unload FFT is a valuable tool for developers looking to optimize data flow in signal processing operations. Engineers can expect dependable operation with low logic utilization, ensuring that even as system demands scale, performance remains unaffected. This adaptability is supported by Dillon Engineering's dedicated focus on scalability and precision in digital signal environments, guaranteeing that the Load Unload FFT delivers consistently high performance.
The Parallel FFT Core is designed for applications where speed and processing power are crucial. Utilizing a full parallel architecture, it allows for rapid computation of FFTs with minimal latency, achieving a potential throughput of 25 GSPS or more in high-end FPGA configurations like Xilinx's Virtex-5. This makes it especially suitable for data-intensive environments such as telecommunications and scientific computing. The core employs constant twiddle factors, simplifying multiplier complexity and reducing overall logic use. It is particularly advantageous for shorter FFT lengths, up to 128 points, providing tremendous speed and efficiency. By minimizing the required memory resources while maximizing throughput, the Parallel FFT Core stands out as an ideal solution for industries where performance and quick, precise calculations are vital. Engineered through the ParaCore Architect utility, this IP can be customized to fit a variety of applications and devices. Its ability to provide high throughput with low memory usage makes it a core component in applications where real-time data processing is non-negotiable. It is an exemplary tool for customers needing to achieve high-speed transformations without compromising on accuracy or resource efficiency.
The Floating Point Library Core from Dillon Engineering provides customizable IEEE 754 compliant operations, a necessity for applications demanding precise mathematical calculations, such as scientific computing and financial analysis. Utilizing the ParaCore Architect technology, this core allows users to tailor the precision and logic used according to their specific needs, thereby optimizing resource use. This library supports both single and double precision calculations, offering pipeline and parallel processing options to enhance the processing speed, a feature critical in high-performance computing environments. By rendering special IEEE 754 cases optional, it reduces resource consumption in applications where these are unnecessary. Designed for easy incorporation into VHDL or Verilog projects, the Floating Point Library modules are engineered to ensure seamless integration, making it a versatile choice for varied applications. The customizability and efficiency of this core help in achieving high computational performance while managing power and area constraints, vital for sophisticated computing challenges.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
