Is this your business? Claim it to manage your IP and profile
Dillon Engineering's 2D FFT core delivers robust performance for transforming two-dimensional data sets into the frequency domain with high precision and efficiency. By leveraging both internal and external memory between dual FFT engines, this core optimizes the data processing pipeline, ensuring fast and reliable results even as data complexity increases. Ideal for applications that handle image processing and data matrix transformations, the 2D FFT core navigates data bandwidth constraints with ease, maintaining throughput even for larger data sets. This core's design maximizes data accuracy and minimizes processing delays, crucial for applications requiring precise image recognition and analysis. Thanks to the adaptable nature provided by Dillon's ParaCore Architect, this IP core is easily customized for various FPGA and ASIC environments. Its flexibility and robust processing capabilities make the 2D FFT core a key component for cutting-edge applications in fields where data translation and processing are critical.
The UltraLong FFT core from Dillon Engineering offers exceptional performance for applications requiring extensive sequence lengths. This core utilizes external memory in coordination with dual FFT engines to facilitate high throughput. While it typically hinges on memory bandwidth for its speed, the UltraLong FFT effectively processes lengthy data sequences in a streamlined manner. This core is characterized by its medium to high-speed capabilities and is an excellent choice for applications where external memory can be leveraged to support processing requirements. Its architecture allows for flexible design implementation, ensuring seamless integration with existing systems, and is particularly well-suited for advanced signal processing applications in both FPGA and ASIC environments. With Dillon's ParaCore Architect tool, customization and re-targeting of the IP core towards any technology are straightforward, offering maximum adaptability. This FFT solution stands out for its capacity to manage complex data tasks, making it an ideal fit for cutting-edge technologies demanding extensive data length processing efficiency.
The Pipelined FFT core by Dillon Engineering is engineered to support continuous data streams with its ranked pipelined architecture. This design accommodates efficient data processing with minimal memory requirement, making it an exceptional option for ongoing signal processing tasks requiring low latency. This architecture utilizes a single butterfly per rank, optimizing the processing capability for applications where minimal memory footprint and consistent throughput are paramount. The Pipelined FFT stands as a streamlined solution for real-time digital signal processing, ensuring data accuracy and swift computations without the need for significant storage or delay operations. Dillon's ParaCore Architect allows for seamless adaptation of this IP core across a wide range of hardware platforms, ensuring its applicability to both FPGA and ASIC designs. Its versatile nature accommodates rapid design shifts, making the Pipelined FFT a preferred choice for projects requiring quick and efficient data stream processing.
The AES Crypto core by Dillon Engineering is designed to provide robust encryption and decryption capabilities, compliant with the Federal Information Processing Standard (FIPS) 197. This highly parameterized core supports a multitude of operating modes including ECB, CBC, CFB, OFB, and CTR as outlined in NIST special publication 800-38A. Engineered to handle up to 12.8 Gb/s data throughput, this core manages dynamic key changes without affecting performance, ensuring secure data handling per advanced encryption standards. The core is versatile, offered in configurations that balance throughput and area, fulfilling diverse security demands. Employing Dillon's ParaCore Architect, the AES Crypto core is adaptable to both FPGA and ASIC platforms, designed as a self-contained module with a comprehensive testbench. This core provides a seamless security solution for applications that demand high-speed encryption, effectively supporting secure communications and data protection in different deployment contexts.
Dillon Engineering's Mixed Radix FFT core stands out for its capacity to handle non-power-of-two FFT operations efficiently. Using combinations of radix-2, 3, 5, and 7, this IP core is tailored to optimize processing length flexibility, providing solutions for a broad array of applications and data sizes beyond typical limits. This core excels in delivering medium-speed performance with a balanced need for memory and logic resources. It is ideal for applications that require adaptable lengths and quick processing adaptation, particularly when constraints on traditional FFT lengths are present. By facilitating various configurations, the Mixed Radix FFT core ensures optimized performance across diverse FFT needs. With Dillon's ParaCore Architect enabling technology re-targeting and customization, this core is suitable for both FPGA and ASIC environments. It provides a formidable solution for advanced signal processing, offering enhanced flexibility and utility in tackling complex FFT requirements.
Dillon Engineering's Load Unload FFT core is designed to optimize input and output handling in FFT operations, allowing for efficient buffering and data arrangement. This core features a robust design that caters to both simple and complex data arrangements, facilitating streamlined FFT processes by managing data in natural order without the additional complexity of shuffling. It boasts fast data handling capabilities, making it ideal for environments that require swift data throughput alongside FFT processing. The Load Unload FFT is particularly effective in situations where consistent high-speed performance is necessary, aiding in reducing bottlenecks during data-intensive operations. Adaptable to various FPGA and ASIC technologies through Dillon's state-of-the-art ParaCore Architect, this core integrates effortlessly into existing systems, offering a customizable approach to data handling in FFT pipelines. By ensuring efficient data management, Dillon's Load Unload FFT contributes to enhancing overall system efficiency and robustness.
Dillon Engineering's Floating Point Library core provides a comprehensive suite of IEEE 754 compatible floating-point computation modules. Utilizing the ParaCore Architect, this library offers extensive configurability in precision and logic usage, enabling customized solutions for various application needs. Designed to handle specialized floating-point operations with variable pipeline stages, the library supports single- and double-precision computations, ensuring optimal performance. The adjustable parameters allow this core to meet specific precision requirements without an unnecessary logic footprint, thereby enhancing efficiency and speed. This adaptability makes the Floating Point Library ideal for a wide range of digital computation tasks in both FPGA and ASIC environments. With robust support for critical computations across diverse applications, Dillon's floating-point library is equipped to tackle intricate mathematical challenges with precision and reliability.
The Parallel FFT core from Dillon Engineering exemplifies high-speed data processing with its dual-core design, enabling simultaneous FFT computations. By utilizing two distinct FFT cores aligned in series, this architecture enhances processing speed and efficiency through the management of shuffle memory situated between the cores. Uniquely suited for applications demanding rapid data analysis and processing, Parallel FFT leverages advanced input/output buffering to maintain order and efficiency in data throughput. The architecture extends practical data lengths significantly, supporting up to 2K or 4K points, thus amplifying its utility in high-performance environments. With the adaptability to various technologies provided by Dillon's ParaCore Architect, this core ensures seamless integration into both FPGA and ASIC designs. It simplifies the design process by allowing for immediate reconfiguration to meet specific technological demands, fostering a versatile solution for enhanced data processing requirements.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
