Find IP Sell IP AI Assistant Chip Talk About Us

Log In

Cyclic Design

Cyclic Design stands out in the field of semiconductor intellectual property, focusing specifically on error correction code (ECC) for NAND flash memory interfaces. As memory technology continues to evolve, integrating NAND flash with other logic components becomes increasingly complex. Cyclic Design offers a comprehensive ECC solution that simplifies this integration, allowing companies to uphold their design structure and software framework as they accommodate new generations of memory. The company excels at adapting to the growing demands of NAND flash geometries, which require more sophisticated ECC for both SLC and MLC devices. This progression typically necessitates modifications to controller architectures. By offering its specialized ECC expertise, Cyclic Design enables companies to keep pace with these changes without having to incur the high costs associated with developing in-house solutions. Founded by seasoned professionals, Cyclic Design has a deep understanding of NAND flash controller architecture and the intricate process of embedding IP into larger system designs. The company's off-the-shelf solutions are crafted for modularity and seamless integration, yet they maintain the flexibility to be customized according to specific application needs. Customers turn to Cyclic Design not only for these robust solutions, but also the potential for tailored IP that aligns with distinct project requirements. Read more

Contact Vendor

Is this your business? Claim it to manage your IP and profile

4

IPs available

2048B ECC Error Correction for High-Density NAND

Featuring G15, this IP is optimized for 2KB correction blocks, suitable for NAND devices with larger page sizes, such as 8KB. The design is aligned with methods seen in the G14X, but it extends its reach with longer codewords for comprehensive coverage of high-density NAND. The design supports a wide array of block sizes and configurational setups, making it highly adaptable to varying design needs. Additional error correction capabilities can be integrated based on client requirements, reinforcing its bespoke delivery.

Cryptography Cores, DDR, Error Correction/Detection, Flash Controller, NVM Express, Processor Core Independent, SDRAM Controller

512B ECC Error Correction for NAND

The G13/G13X series is tailored for 512B correction blocks, particularly used in NAND setups with 2KB to 4KB page sizes. While both variants are crafted to manage the demands of SLC NAND transitions to finer geometries, the G13X allows for correction of a higher number of errors. Designed to fit seamlessly into existing controller architectures, it enables extensions of current hardware and software capabilities without extensive new investments. It offers area optimization through parameter adjustments and supports a range of channel configurations for broad applicability.

Cryptography Cores, DDR, Error Correction/Detection, Flash Controller, NVM Express, Processor Core Independent, SDRAM Controller

1024B ECC Error Correction for Advanced NAND

Specially designed for 1KB correction blocks, the G14/G14X series caters to NAND devices with 8KB page sizes. Its versatility allows support for both 512B and 1024B blocks, accommodating SLC and MLC flash requirements effectively. It enhances controller performance with provisions for extended wear leveling and robust error correction across various generations of flash technology. The series also offers customization possibilities to meet diverse latency, bandwidth, or spatial demands.

Cryptography Cores, DDR, Error Correction/Detection, Flash Controller, NVM Express, Processor Core Independent, SDRAM Controller

256B ECC Error Correction for MRAM

The G12 module is engineered for 256B correction blocks and provides support for error corrections up to 16 bits. This unique capability is valuable for specialized applications where smaller block sizes are crucial. The design features optimized ECC dynamics, allowing for an adaptable block size range from 2 to 450 bytes. It is further customizable to maximize area efficiency by tailoring the maximum ECC level with set parameters. Additionally, it supports various configuration modes, catering to both single and multi-channel setups.

Cryptography Cores, DDR, Error Correction/Detection, Processor Core Independent, SDRAM Controller