Is this your business? Claim it to manage your IP and profile
This 4K (3840x2160) Hi422 Intra-only H.264 video decoder is designed for low latency and high video quality. It is fully synthesizable on the Xilinx Zynq family of FPGAs, making it suitable for applications like medical imaging, broadcast production, and surveillance. The scalability and efficiency of this decoder make it ideal for use in industrial automation and robotics, enabling high-resolution, real-time video processing.
This high-performance memory controller and PHY interface supports QDR IV memory technology, featuring an 800MHz memory interface and a 200MHz user interface. Designed for next-generation high-performance applications, it is suitable for high-speed computing and data-intensive tasks, facilitating rapid data retrieval and transfer. Its specialized design allows for efficient memory management, extending capabilities in sectors demanding maximal throughput and precision.
This dual-core ARM Cortex A9-based audio-video player provides a low-power solution for playing H.264 HD content. Integrated within a Xilinx Zynq-Z7010 platform, it serves numerous applications like digital signage, automotive infotainment, and industrial displays. With its capability to handle digital AV playback seamlessly, it supports various industry verticals by delivering high-def audiovisual output in a compact, efficient format.
The H.264 video decoder core is optimized for low power and low latency applications, supporting HD, SD, and QCIF formats. Its baseline profile makes it highly efficient for embedded use in industrial environments, as well as in applications such as UAV control, in-flight entertainment, and medical imaging. By integrating this hardware decoder, manufacturers benefit from seamless video processing capabilities, enabling smooth playback and operation within constrained environments.
Delivering 4K Hi422 Intra-only H.264 video encoding, this IP core offers low-latency, synthesizable performance optimized for the Xilinx Zynq FPGA family. It's tailored for fields such as medical imaging and broadcast media where high-quality video encoding is essential. This encoder ensures robust performance and adaptability, covering a broad spectrum of applications from industrial automation to UAV and robotics, providing seamless integration into complex systems.
The H.264 software video encoder specializes in low power and low latency for encoding video in SD and QCIF formats. Tailored for industrial and portable electronic applications, it's optimized for ARM7, ARM9, and ARM9E architectures. Compatible with Linux and Windows operating systems, this encoder is suitable for use in devices such as portable recorders, surveillance cameras, and transportation black boxes, offering robust and adaptable video processing software for a range of environments.
Designed for efficient video encoding, this MPEG-2 software encoder targets both high definition and standard definition, functioning within portable and medical imaging devices. It supports the ARM instruction sets up to ARM11, is compatible with Linux and Windows, and is appropriate for a wide array of applications including transportation black boxes and video recorders. This encoder enhances video compression rates while maintaining quality, making it a versatile solution for several sectors.
This reference design offers a complete H.264/AVC Baseline Profile decoding solution based on an Altera Cyclone-III FPGA development board. It's especially suited for industrial embedded systems, digital signage, and infotainment applications, providing a platform optimized for low-power and high-efficiency video decoding. With the decoder, manufacturers can accelerate time-to-market by adopting a pre-tested video processing system that ensures reliable performance in various use cases.
Atria Logic's Hybrid Memory Cube Verification IP is crafted for systematic verification of FPGA and SoC designs, providing a user-friendly and configurable environment. This verification IP supports SystemVerilog, offering reusable components that streamline the development process for complex memory solutions. It ensures compliance with Hybrid Memory Cube standards, allowing designers to achieve high levels of reliability and performance in their memory systems.
Complying with the PCI-SIG's PCIe v2.0 specifications, this PCIe PHY core features a configurable PIPE interface and supports a broad range of computing applications. Its architecture minimizes gate count while maximizing efficiency, with synchronized state machine transitions and an 8b/10b encoder/decoder included. The design is built to meet the demands of PCIe infrastructures, providing robust connectivity and high data transfer rates in a compact form factor.
The I2C Master/Slave Controller core offers a two-wire interface solution, facilitating bidirectional communication over I2C protocols. It includes serial data and clock lines with straightforward integration through register programming, compatible with AHB, APB, and Avalon bus systems. This controller core is designed for seamless use in custom logic circuits and bus fabric designs, enhancing communication capabilities in embedded systems.
The NVMe Validation Test Suite is a comprehensive tool for post-silicon system validation of NVMe controllers. It provides standards compliance and interoperability checks, enhancing design confidence and performance reliability. Highly portable across system platforms, the test suite supports a Linux-based environment, delivering extensive capabilities for ensuring NVMe functionality and performance in final products.
Atria Logic's USB 2.0 controller core is a fully synthesizable solution supporting high-speed and full-speed USB operations. With an integrated UTMI transceiver and a user-configurable interface, it is apt for various peripheral device implementations. The controller includes features like remote wake-up and power management, ensuring compliance with the USB 2.0 specifications and catering to a broad spectrum of USB-enabled applications.
The DDR-I/II/III memory controller offers a fully customizable solution that aligns with JEDEC standards. It supports both pipelined and non-pipelined interfaces to accommodate various SDRAM devices, making it ideal for FPGA and SoC applications. This controller enhances bandwidth utilization and memory access speeds, thereby optimizing overall system performance for applications requiring robust memory communication channels.
This Ethernet MAC core provides IEEE 802.3-2005 compliance, supporting 10/100/1000 Mbps operations in both half-duplex and full-duplex modes. Designed for optimal performance with external PHY devices, it supports standard Ethernet interfacing technologies, ensuring rapid data communication across networks. The core is suitable for integration into diverse networking environments, offering flexibility and high throughput for modern communication systems.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
