Is this your business? Claim it to manage your IP and profile
Atria Logic offers a top-tier QDR IV XP PHY combined with a memory controller, catering to high-speed network and communication technologies. Designed to operate at impressive speeds and provide optimal performance on Stratix V FPGAs, this module supports high-frequency operations up to 800MHz, delivering enhanced data throughput efficiencies. With capabilities like skew training and precise rate conversions, the solution efficiently manages memory and data paths, making it suitable for high-performance data handling scenarios. Features like dual-port operation, on-chip termination, and calibration sequences assert its versatility across multiple domains. This PHY and memory controller setup is crafted for superior data handling in applications where speed and reliability are critical, providing robust support for networking hardware and server environments. It offers scalability and flexibility for various design implementations and ensures seamless data operations to meet rigorous industry demands. This architecture is instrumental for cutting-edge networking and server strategies demanding consistent and precise data transactions.
The AL-H264D-4KI422-HW decoder is designed for high-resolution medical imaging, broadcast, enterprise, and industrial applications. It emphasizes minimal latency and high video quality, leveraging the H.264 High-422 profile at Level 5.1 for intra-coded frames. This advanced solution is particularly valuable for applications requiring rigorous color accuracy and sharpness, such as micro-surgery video processing and film production broadcasts. Featuring support for 10-bit YUV 4:2:2 video, the decoder maintains significant detail without introducing banding artifacts, making it ideal for precise medical imaging needs. It implements a macroblock-line level pipelined architecture that offers latency as low as 0.3 milliseconds. This architecture, when paired with the Atria Logic AL-H264E-4KI422-HW encoder, achieves a remarkable glass-to-glass latency of approximately 0.6 milliseconds, ideal for live video applications. The decoder is efficiently integrated into a Xilinx Zynq-7000 XC7Z045 SoC, utilizing just 38% of logic resources, and is equipped with GB Ethernet MAC for IP-based streaming capability. Such features make the decoder versatile for both FPGA or ASIC implementations, supporting various use cases from medical fields to industrial manufacturing environments with exceptional performance and scalability.
The Atria Logic AL-H264D-HW decoder core is designed to decode video in H.264 (AVC) Baseline Profile for low power and low latency demands. It caters to applications in industrial automation, medial imaging, and portable consumer electronics requiring energy-efficient performance without sacrificing video quality. The decoder is optimized for baselines up to Level 4.1 (1080p30) and supports various error resilience features. Industrial usages include UAV remote control and digital signage, while in the medical arena, it empowers surgical procedures involving remote diagnostic video feeds. The decoder has a robust architecture allowing it to process video under erratic network conditions, thanks to its support for Flexible Macroblock Ordering (FMO), among other standards, ensuring consistent quality. Implementable in either FPGA or ASIC, the decoder delivers minimal power utilization through clever design techniques. It incorporates mechanisms for low clock speeds while offering multi-stream scalability, making it adaptable to various processing demands and power limitations.
The Atria Logic AL-AVPLR-IPC player is a low power, file-based AV decoder targeting industrial and consumer electronics applications. It features a compact design suitable for energy-efficient environments, such as digital signage and infotainment systems in transportation and hospitality industries. The player combines an H.264 Baseline Profile HD decoder and an AAC-LC stereo decoder, with a versatile interface that supports essential playback controls. Constructed on a Xilinx Zynq 7010 FPGA platform, the player comprises ARM Cortex-A9 cores and Neon DSP engines, leveraging these processors for its operations while leaving FPGA gates available for additional developments. This low power implementation aligns with cost-sensitive applications, offering an adaptable solution to diverse AV content needs in dynamic environments. The AV Player's Linux-based operation and compatibility with the GStreamer framework make it flexible and readily customizable. Whether enhancing digital media presentations in public spaces or functioning within automotive infotainment systems, this player offers a complete solution that balances power efficiency with performance robustness.
The AL-H264E-4KI422-HW is an advanced H.264 UHD Hi422 Intra encoder optimized for low-latency and high-quality video applications. Targeted at fields requiring high precision like medical imaging and live broadcasting, this encoder supports the High-422 profile with 10-bit color depth, ensuring that visual details remain intact without color banding. Designed to work seamlessly with Atria Logic's AL-H264D-4KI422-HW decoder, it ensures an end-to-end low-latency transmission setup, which is crucial for real-time broadcasting and interactive applications such as robotic surgery assistance. The encoder's intuitive architecture achieves sub-frame latency, making it suitable for environments where time synchronization is critical. Implemented on a Xilinx Zynq-7000 series SoC, this encoder leverages FPGA resources efficiently, maintaining high video quality suitable for broadcasting over HDBaseT or through computer-connected displays. It not only supports variable and constant bit rate encoding but also integrates an Ethernet MAC for streamlined IP streaming. By offering comprehensive support for UHD encoding with high flexibility, the encoder fits diverse applications, including industrial machinery monitoring and dynamic broadcasting environments.
The AL-H264E-SW encoder is a versatile software-based solution offering H.264 Baseline Profile video encoding for mobile and stationary devices with a need for low power consumption in industrial, medical, and consumer applications. It provides robust support for AVC Level 4.1 encoding, handling diverse formats while maintaining efficiency. This encoder is particularly useful for applications like IP cameras, weather monitoring systems, and portable video recorders where resource constraints necessitate efficient software solutions. Capable of single-pass variable and constant bitrate encoding, it supports a wide range of ARM processors, ensuring flexible deployment across platforms. Offering a fully compliant H.264 standard solution with advanced motion estimation and intra prediction, the software facilitates high-quality video encoding with low latency. It operates effectively on both Linux and Windows systems, adapting easily to various development environments to meet specific needs for video quality and performance optimization.
The AL-MPEG2E-SW encoder offers software-based MPEG-2 Main Profile encoding primarily for applications demanding efficient power usage and strong compression capabilities. Its design adheres to ISO standards, ensuring compatibility and high quality in various industrial and medical contexts where image fidelity is paramount. Supporting Main Profile encoding with Low and Main Level definitions, this encoder excels in applications like portable recorders and medical video archiving. Its power-optimized algorithms make it ideal for deployment on devices ranging from low-power ARM processors to high-performance embedded systems, facilitating diverse usage scenarios. Equipped with features like robust rate distortion optimization and variable bitrate support, the AL-MPEG2E-SW stands as a reliable choice for applications needing scalable video quality control. Whether in a broadcast contribution setup or used for personal video recorders, this encoder delivers consistent performance aligned with stringent quality standards.
The AL-H264D-REFD reference design leverages Atria Logic's comprehensive IP blocks on an Altera Cyclone-III FPGA to facilitate efficient low-power embedded H.264 streaming video decoding. This design is crafted for industrial and consumer electronic environments, excelling in applications like factory monitoring and automotive infotainment. This reference design supports baseline profile video decoding up to Level 4.2 with capabilities for handling multiple video streams. It integrates essential features like multi-port DDR controllers and USB/Ethernet interfaces to ensure robust connectivity and data handling. Design elements include a compact footprint and flexible IP targeting for FPGA and SoC platforms, ensuring adaptability while responding to power-sensitive application demands. Configured for both software and hardware-only implementations, it offers extensive utility across various video processing requirements while maintaining low latency and high performance.
Atria Logic has developed a comprehensive PCIe Gen1/2 PHY supporting data transfer rates of 2.5GT/s and 5GT/s, fully compliant with the PCI-SIG v2.0 standards. This PHY core, optimized for robust performance, supports multiple widths (8, 16, 32-bit) interfacing, ensuring flexibility according to system requirements. The PCIe PHY efficiently executes low-latency and high-throughput data transactions, maintaining synchronization with Transaction Layer State Machine (LTSSM) protocols. It is engineered with a state-of-the-art proprietary architecture that includes elastic buffer management, scrambler support, and reliable recovery of data. Perfect for high-demand applications like server and networking interfaces, the PCIe PHY ensures precision in data integrity and thorough compliance with electrical signaling standards. The highly adaptable design makes it ideal for embedded system integrations, supporting various degrees of control over data transfers in demanding technological environments.
The Atria Logic I2C Master/Slave Controller IP core enables efficient bidirectional data communication on an I2C serial bus. With compatibility for Philips I2C Specification v2.1, this core facilitates straightforward integration into various embedded systems, providing vital interfacing capabilities via standard bus fabrics or custom registers. Supporting data width configurations of 8, 16, 32, or 64 bits, it accommodates flexible communication setups between system components. Essential features like arbitration lost detection, clock synchronization, and multi-master mode capabilities enhance its robustness for handling complex embedded scenarios where multiple devices interact over a single communication line. The IP core implementation ensures reliable performance in diverse applications including system monitoring, industrial control, and consumer electronics. Its dynamic configurability and easy SoC integration make it a key component for efficient system level synchronous acquisitions, directly influencing communication reliability and system architecture enhancements.
Atria Logic's AL-USB2D-CTRL core efficiently implements a high-speed USB 2.0 peripheral controller, featuring a design optimized for integration within ASIC or FPGA applications. Supporting data rates up to 480Mbps, this controller facilitates extensive connectivity options for general computing and consumer electronics. Key functionalities include multiple endpoint configurations, DMA controller options, and compatibility with USB transceiver interfaces like ULPI and UTMI. Its comprehensive architecture ensures quick plug-and-play SOC implementations across a variety of USB interface requirements. The controller supports control, bulk, and isochronous transfer types, enhancing its suitability in diverse applications, including consumer electronics and industrial devices. The robust design includes provisions for power management and remote device wake-ups, making this an ideal choice where power-efficient operations align with high-speed data transfer needs.
The Atria Logic NVMe Validation Test Suite provides a robust platform for validating Non-Volatile Memory Express (NVMe) controller functionalities at the system level. Available with features compliant with UNH_IOL standards, it is tailored for high-performance SSD interfacing and leverages modern validation techniques to ensure data integrity and performance. Design flexibility allows it to operate on both ARM and x86 platforms, using hardware such as Intel Galileo and Xilinx Zynq FPGA as customizable testbeds. It provides detailed configuration options and diagnostic tools for evaluating NVMe commands and protocol compliance, fostering quick and reliable validation processes. Providing a GUI-based environment, this suite facilitates intuitive operation and detailed performance analysis, making it an invaluable tool for developers refining and testing NVMe protocol adherence and performance efficiency. Whether validating peripheral functionalities or incorporating custom configurations, the test suite ensures comprehensive system-level verification across various operational layers.
The DDR-I/II/III controller from Atria Logic delivers a comprehensive interface solution for integrating DDR SDRAM with SoCs or FPGA platforms, accommodating a wide spectrum of configurations based on the JEDEC specifications. This modular controller is fully customizable, extending users flexibility in tailoring memory protocols to their specific system requirements. Equipped to handle configuration, initialization, and real-time memory management, the controller effectively optimizes performance while maintaining low-latency access. Through its programmable arbitration and integrated support for various refresh modes, it ensures efficient handling of multiple ports and requests. Offering support for high data rates and extensive memory throughput, this controller suits applications demanding consistent memory performance under a variety of access patterns and system workloads. Its robust architecture makes it footprint-effective for embedding in numerous electronic products while providing scalability and adaptability for evolving memory interface needs.
The AL_EMAC_CORE is a versatile IP core providing a complete hardware implementation of the Ethernet MAC protocol as defined by the IEEE 802.3-2005 Specification. This solution excels in transmitting and receiving Ethernet frames across Gigabit and Fast Ethernet networks, supporting both half and full duplex operations. Compatible with RGMII, GMII, and MII interfaces, the core supports a wide range of Ethernet speeds. Comprehensive features like CRC checking, pause frame control, and optional programmable Interframe Gap (IFG) values ensure dependable and efficient network operations. Implementations in Altera Cyclone-III and Xilinx Virtex-4 FPGA underline its deployability in various field applications. Offering integrated support for pause frame control and DMA engine operations, the MAC IP core provides robust networking functionalities crucial for diverse applications like network interface cards and industrial Ethernet setups. Its low-complexity yet high performance design ensures seamless connectivity with industry-standard PHY devices across multiple Ethernet standards.
Atria Logic's Hybrid Memory Cube (HMC) Verification IP provides a robust verification framework for SoCs equipped with HMC Host Controllers. This versatile IP, developed with SystemVerilog, offers a comprehensive approach for verifying HMC compliance at IP and system levels, delivering precise tools for high-performance memory management. Key components of the IP include an HMC Device Model and an HMC Analyzer to ensure full compliance and performance monitoring, supporting all typical HMC transaction types. The device model simulates real-world interactions for precise testing, while the analyzer captures and checks data flow, offering detailed compliance verification. Offering seamless integration with OVM/UVM environments, the HMC Verification IP supports various verification strategies, including directed and constrained random testing. This ensures thorough coverage of functionality and reliability requirements, essential for developing cutting-edge memory technologies involving HMC systems.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
