Is this your business? Claim it to manage your IP and profile
The TimeServo System Timer offers sub-nanosecond resolution and sub-microsecond accuracy, tailored for FPGA applications that demand precise timing functions. Designed to support packet timestamping independent of line rates, this IP core can be utilized wherever high-resolution time bases are required. A standout feature of TimeServo is its PI-DPLL that allows synchronization with an external 1 PPS signal, delivering excellent syntonicity. Without relying on host processors, the TimeServo system's simplicity and effective design are harnessed to provide clean, coherent timing outputs, essential for synchronization tasks within complex FPGA applications. Additionally, when combined with a timestamp-capable MAC, the TimeServo can be expanded into the TimeServoPTP variant, enabling full IEEE-1588v2/PTP compliance. This versatility makes TimeServo a critical component for developers seeking integrated timing solutions across multiple clock domains within FPGA environments.
An advanced derivative of the TimeServo System Timer, TimeServoPTP combines precise timing capabilities with full compliance to IEEE-1588v2/PTP standards. This IP core effectively manages synchronization, enabling both 1-step and 2-step processes in alignment with external network time grandmasters. TimeServoPTP enhances FPGA application performance by providing accurate, coherent timing necessary for time-sensitive data synchronization. It integrates a Gardner Type-2 DPLL and supports a wide range of operations without needing host intervention post-initialization. Its efficient design enhances interaction between FPGA and networked systems through the seamless management of PTP communication, utilizing both Ethernet L2 PTP/1588 EtherType frames. This functionality enables optimized power and latency performance, critical in time-sensitive FPGA applications across industries.
The UDP Offload Engine IP core from Atomic Rules is designed to boost application throughput across multiple 10/25/40/50/100/400 GbE Ethernet interfaces. It offloads UDP processing tasks from software to hardware, providing efficient data handling at remarkable speeds while ensuring compliance with the UDP/IPv4 standards. This engine implements checksum, segmentation, and reassembly functionalities in hardware, allowing developers to streamline operations without manually manipulating datagrams. It supports super-jumbo frames up to 16K bytes, enhancing data transfer rates significantly for demanding network applications. Designed to work seamlessly with the Internet Protocol suite, the UDP Offload Engine makes it possible to achieve exceptional data transfer rates and reduce the overhead associated with data handling in FPGA architectures. This optimization helps applications meet modern requirements for high-bandwidth communication without interrupting existing workflows.
ARDSoC extends the capabilities of DPDK to ARM-based SoCs, enabling efficient packet processing that bypasses the traditional Linux network stack. This IP core saves valuable ARM processor cycles and integrates smoothly with distributed network applications, especially those relying on containers and embedded protocol bridges. The key benefit of ARDSoC is its ability to drastically reduce power consumption, latency, and the overall TCO when transitioning from x86 architectures. This is achieved by optimizing the ARM CCI-400 Cache performance and utilizing zero copy DPDK coherent memory structures. The IP supports popular ARM architectures like A53 and A72 and can achieve up to 64 Gbps throughput under nominal operating conditions. ARDSoC is particularly useful for cloud-edge devices requiring robust network processing capabilities. Its compatibility with existing DPDK programs ensures developers can easily migrate and integrate their applications with minimal modifications, supported by Atomic Rules' commitment to innovation and real-world application needs.
The Arkville Data Mover seamlessly facilitates data transfer between FPGA logic and host memory, achieving speeds of up to 60 GBytes/s (480 Gbps) in both directions. This IP provides a high-throughput, low-latency pathway that significantly reduces CPU workload by offloading data movement tasks, thus enhancing overall system efficiency. The IP supports industry-standard RTL interfaces for hardware engineers and standard APIs for software engineers, ensuring a flexible integration process. Arkville is designed to support a dual full-duplex data movement, capable of handling up to 1 Tbps burst traffic through its AXI streaming interfaces. This robust functionality allows the immediate processing of packet streams and can accommodate a wide range of FPGA applications. The IP's vendor-agnostic RTL support extends across major FPGA manufacturers like Intel and AMD/Xilinx, helping future-proof designs against rapid technology changes. For developers looking to explore Arkville's capabilities, Atomic Rules provides extensive example designs such as a Four-Port, Four-Queue 10 GbE or a Single-Port, Single-Queue 100 GbE setup. These examples serve as starting points for customizing unique applications, all backed by rigorous testing processes using Jenkins CI/CD workflows.
TK242 Lossless Capture enables efficient and error-free data capture across various network interfaces. This IP core is specifically engineered to maintain data integrity by eliminating losses during transmission, a critical feature for applications demanding flawless data handling. The robust design of TK242 supports seamless integration into existing architectures, ensuring real-time data capture across different protocols. With its focus on minimizing data errors, it is ideal for applications in fields demanding high precision and reliability, such as telecommunications and data analytics. Customizable and highly efficient, TK242 caters to diverse industry needs, making it an essential component for ensuring accurate data capture. Its capabilities allow developers to trust in the reliability of their data handling solutions, laying the foundation for innovative applications and advancements.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
