Is this your business? Claim it to manage your IP and profile
The GEDEK Ethernet IP represents a revolutionary leap in the integration of Ethernet connectivity with FPGAs. Designed to simplify traditionally complex implementations, this IP eliminates the need for a processor, Ethernet MACs, SGDMAs, or extensive memory, instead harnessing the power of a hardware-based solution. This processor-less structure ensures full bandwidth utilization in both directions, allowing efficient and seamless data transfer between FPGAs and other devices. Capable of supporting diverse Ethernet speeds including 1G, 2.5G, 5G, and 10G, the GEDEK IP accommodates a wide variety of applications, from simple direct connections to PCs, to comprehensive networks linking multiple FPGAs. The integration offered by GEDEK extends to various FPGA vendors, including Altera/Intel, AMD/Xilinx, and others, making it an incredibly flexible choice for developers looking for compatibility and easy implementation. This IP is designed for versatility, featuring a 'plug and ping' ease of deployment which drastically reduces setup times. Through the inclusion of PC-side support for both Linux and Windows, the IP ensures developers need not engage in additional development efforts, allowing rapid adoption and implementation across various systems with minimal integration complexity.
The 10GEDEK IP is A.L.S.E's high-speed Ethernet IP designed for 10-Gigabit Ethernet connectivity. It expands upon the processor-less architecture pioneered with the original GEDEK IP, offering a tenfold increase in data rate capabilities. This IP addresses the challenges of managing such high data rates on FPGAs, optimizing bandwidth and reducing overhead typically associated with traditional Ethernet implementations. With the capability of reaching a full 1.2 GigaBytes per second throughput, the 10GEDEK IP is crafted to facilitate seamless and efficient communication between PCs and FPGAs using cost-effective, standard 10G Ethernet components, including affordable network cards and cables. Its design ensures robust performance, accommodating copper and long-distance optical connections, thereby offering extensive operational flexibility. Targeted at various FPGA platforms from Altera/Intel to AMD/Xilinx, the IP is complemented by simple yet powerful APIs. These APIs facilitate easy programming across multiple languages, from traditional compiled languages to flexible scripting solutions such as Python. This adaptability, combined with no need for specialized PC software setup, underscores the 10GEDEK's role as a cutting-edge solution for high-performance networking duties.
ChipBridge is an AXI4-based connectivity solution from ALSE, tailored to enhance peripheral management by providing chip-to-chip communication capabilities. It extends the AXI4 interconnect framework beyond the primary chip, addressing challenges of peripheral connectivity within complex system architectures. This innovative IP eliminates the typical hindrances of peripheral interfacing, such as voltage translation, signal integrity issues, and layout complexities. By using high-speed transceivers, ChipBridge efficiently maps peripherals to an external FPGA, maintaining high bandwidth and low latency. Compatible with a broad range of FPGA platforms from vendors such as Lattice, AMD/Xilinx, and Altera/Intel, ChipBridge is versatile and adaptable. This IP leverages the Aurora Light 64B/66B protocol for physical linking, ensuring a robust and streamlined communication channel that meets the demands of sophisticated industrial applications.
The AVB Milan IP crafted by ALSE marks the entry into professional audio networking markets, enhancing audio data handling across networked environments. As a member of the AVnu Alliance, this IP adheres to the standards set for Audio Video Bridging (AVB) and Time-Sensitive Networking (TSN), ensuring seamless interoperability and performance. Focused on high fidelity and low latency audio transport, the AVB Milan IP supports real-time data exchange crucial in digital audio and professional broadcasting contexts. It capitalizes on ALSE's audio processing expertise, supporting rich audio features while maintaining synchronization across a network of interconnected devices. This IP is strategically designed for integration into existing systems, offering scalable and extendable networking capabilities to meet the professional sound industry’s demanding criteria. By allowing easy adaptation into numerous digital signal processing environments, AVB Milan proves to be an essential tool for cutting-edge audio system development.
The JESD204 IP from ALSE is designed to meet the demanding performance requirements for high-speed ADC and DAC interfaces. Originating from the JEDEC committee's standards for data converter serial interfaces, JESD204 has become essential for linking FPGAs with high-speed data converters using minimal wiring. This IP facilitates seamless integration with JESD204-compliant ADCs and DACs, ensuring reliable data transfer through high-speed synchronous serial links. It offers capabilities such as precise time synchronization and timestamping, critical for applications requiring deterministic processing across multiple channels in advanced electronic systems. Supporting both the widely implemented JESD204B and the emerging JESD204C standards, ALSE's IP addresses the key challenges in modern designs, including complex parameter configuration of ADCs, DACs, and associated support chips like compliant PLLs. It provides a stable interface, ensuring robust operation and data integrity in complex signal processing environments.
ALSE's Aurora 8B/10B IP Core is a streamlined protocol providing high-speed, low-latency serial communications suitable for intra-chip and inter-chip connectivity solutions. Designed in alignment with the Xilinx LogiCORE protocol, this IP extends compatibility across various FPGA platforms, including Altera/Intel, Lattice, and Microchip, facilitating multi-vendor chip communications. Engineered for versatility, this IP supports full-duplex and simplex operations at up to 6.6 Gbps per transceiver lane, with the potential for higher data rates depending on hardware specifics. It is particularly useful for applications requiring scalable solutions, such as board-to-board communication or backplane connections, utilizing up to 16 transceiver lanes for maximal data throughput. This IP's technical features include comprehensive clock compensation, advanced flow control systems, and flexible data path configurations based on operating mode and connection width. The integration is facilitated by low FPGA resource demands, maximizing performance-to-area efficiency while ensuring ease of use with standardized interface compatibility like AXI and Avalon-ST.
The Aurora 64B/66B IP Core from A.L.S.E offers a highly efficient protocol for high-speed data exchanges, designed especially for chip-to-chip and board-to-board communications. Built to work seamlessly with high-end transceivers, this IP core maximizes data throughput while minimizing the overhead, achieving an effective bandwidth of up to 97%. It achieves this with a lightweight protocol structure that surpasses the traditional Aurora 8B/10B encoding, which typically operates with around 80% bandwidth efficiency. This IP is recognized for its exceptional compatibility and interoperability with various FPGA families, including Intel, Lattice, and Microchip's PolarFire series. Moreover, it is engineered to function alongside the Xilinx Aurora core, ensuring smooth integration in mixed-vendor environments. Its wide range of supported configurations and adaptability across multiple platforms make it a versatile choice for developers seeking robust, high-speed communication capabilities. Among the supported features, the IP includes full-duplex and simplex operations, efficient framing and streaming interfaces, comprehensive flow control options, and compatibility with the AXI and Avalon-ST protocols. Such features render it a standout option for developers aiming to leverage FPGAs' full potential in high-speed applications, enabling efficient scaling in complex systems.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
