Find IP Sell IP AI Assistant Chip Talk About Us
Log In

ADICSYS

Located at the intersection of ASIC design and FPGA technology, ADICSYS boasts over a decade of expertise in custom FPGA and embedded FPGA (eFPGA) projects, as well as advanced semiconductor products. The company specializes in designing and licensing soft eFPGA IPs using standard cell architectures tailored for ASICs and SOCs. These innovative eFPGAs are adaptable to various technologies and seamlessly integrate into standard RTL design flows, catering to diverse and flexible ASIC designs. The firm's flagship product, the Synthesizable Programmable Core (SPC), serves as a versatile soft FPGA IP applicable to ASICs, SOCs, and general silicon IPs. This product offers significant advantages by minimizing risk, speeding up development and verification for critical block designs, and providing enhanced debugging capabilities. With the ability to swap pins, manage co-processing configurations, and conduct post-silicon debugging, the SPC stands out as a vital component for complex systems. ADICSYS's SPC is particularly valued for its ability to extend ASIC lifespan, enabling upgrades at the transistor or gate level, and providing remedies for specification gaps. It is designed to fit seamlessly into the ASIC design flow, utilizing standard ASIC CAD tools and methods without imposing constraints. The SPC’s embedded FPGAs are fabricated using the same technology as ASICs, leveraging standard cells to mitigate the risks and costs of full custom design. It offers flexibility and adaptability across recent technology nodes, making them accessible and reducing the gap between standard and custom cell design. Read more

Is this your business? Claim it to manage your IP and profile

2
IPs available

eFPGA

The embedded FPGA (eFPGA) from ADICSYS is a groundbreaking solution designed for seamless integration within ASICs and SOCs. This technologically independent FPGA is fully compatible with standard RTL design flows, making it a versatile choice for a wide variety of semiconductor applications. It allows for customizations in dimensions and architecture, including LUT count and routing density, tailored to meet specific area, performance, or power constraints. The eFPGA by ADICSYS promises high levels of flexibility and adaptability by incorporating a Verilog-based programmable IP featuring synthesizable RTL and constraint files. This is complemented by ADICSYS's proprietary compilation tool, Acompile, as well as a bitstream loader and built-in self-test (BIST) program. It even offers the option of delivering a hard block, such as GDSII, for specific design kits, ensuring bespoke integration suited to distinct customer requirements. Engineered to enhance system capability, ADICSYS's eFPGA significantly reduces time to market by simplifying design verification processes. It mitigates risks related to bugs and offers post-silicon flexibilities, ensuring that developments remain adaptable until tape-out. With support for extensive use of standard cells, it facilitates risk reduction by eliminating the need for unique silicon-proofing with each new instance, making recent technology nodes more accessible.

ADICSYS
All Foundries
All Process Nodes
AMBA AHB / APB/ AXI, CPU, Multiprocessor / DSP, Processor Core Independent
View Details

Synthesizable Programmable Core (SPC) for Flexible ASIC Design

The Synthesizable Programmable Core (SPC) offered by ADICSYS is a sophisticated soft FPGA IP aimed at enhancing flexibility and extending the lifecycle of ASICs. This core diminishes the risk of errors, adapts rapidly to evolving specifications, and accelerates the time to market. It supports RTL-level decision-making, allowing modifications even in later development phases, thereby reducing delays and costs associated with design changes. SPC's advantage is underscored by its complete compatibility with standard ASIC CAD tools, providing a seamless integration into the existing ASIC workflow without constraints on the design process. Its reliance on standard cells for eFPGA construction also reduces the gap between standard and custom cell designs, making high-risk and high-cost full-custom designs a thing of the past. Built to support the challenges of modern technology nodes, SPC allows for enhanced backend access, simulation, synthesis, and testing. It offers immediate flexibility for late-stage semiconductor design decisions and can be tailored to fit varying scales and amounts of SPCs within a given project, thus promoting effective and efficient integration in a variety of silicon environments.

ADICSYS
All Foundries
All Process Nodes
CPU, Processor Core Independent
View Details
Sign up to Silicon Hub to buy and sell semiconductor IP

Sign Up for Silicon Hub

Join the world's most advanced semiconductor IP marketplace!

It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!

Switch to a Silicon Hub buyer account to buy semiconductor IP

Switch to a Buyer Account

To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.

Add new company

Switch to a Silicon Hub buyer account to buy semiconductor IP

Create a Buyer Account

To evaluate IP you need to be logged into a buyer profile. It's free to create a buyer profile for your company.

Review added

Claim Your Business

Please enter your work email and we'll send you a link to claim your business.

Review added

Claim Email Sent

Please check your email for a link you can use to claim this business profile.

Chatting with Volt