Is this your business? Claim it to manage your IP and profile
The JPEG FPGA core from A2e Technologies is a high-speed solution designed for still image and video compression applications. It delivers exceptional performance, capable of compressing 140 million pixels per second for 4-2-0 and 4-2-2 image formats on Xilinx Spartan 6 FPGAs. This core is distinguished by its compact size, needing under 500 slices in a Xilinx Spartan 6 FPGA. It supports true grayscale mode and includes easy-to-interface FIFO interfaces for both input and output. Notably, the core's low power consumption stems from its efficient design. A2e's JPEG core stands out due to its compliance with the ISO/IEC 10918-1 JPEG standards and offers high-speed DCT core options. It features a fixed entropy table, with sixteen programmable quantization tables, supporting a wide array of JPEG formats. The core handles any image size up to 16K by 16K with varying processing rates: one clock per pixel for grayscale, 1.5 clocks per pixel for YUV 4:2:0, and two clocks per pixel for YUV 4:2:2. This core is highly customizable and is available with AXI-Stream and Generic Interface bus versions. Deliverables include FPGA-specific netlists, a bit-accurate C model, and a complete HDL testbench with test images. A2e Technologies provides comprehensive support and licensing options to facilitate seamless integration and deployment of the core.
A2e Technologies' JPEG FPGA Decoder core is engineered to efficiently decode JPEG files, making it a highly resource-effective choice for FPGA implementations. This decoder supports multiple input formats, including monochrome and YUV 4:2:0 and 4:2:2, catering to diverse application needs with blazing fast processing speeds. It mirrors the encoder's efficiency with small FPGA resource requirements and is built to provide quick and reliable performance. The core achieves impressive speeds, processing YUV 4:2:2 at two clocks per pixel and YUV 4:2:0 at 1.5 clocks per pixel, while grayscale demands only one clock per pixel. This makes it suitable for high-speed data processing applications. It features robust low power consumption backed by its efficient design, making it an appealing choice for energy-sensitive projects. Additionally, the core is compliant with JPEG standards (ISO/IEC 10918-1) and offers customizable options, including AXI-Stream and Generic Interface bus versions. Like its encoder counterpart, the JPEG Decoder core package includes deliverables like FPGA-specific netlists, precise C models, full HDL testbenches, and comprehensive documentation to assist in easy integration and optimization.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
