All IPs > Wireline Communication > Cell / Packet
Wireline communication has evolved significantly over the years, facilitating robust and high-speed data transfer between devices and across networks. In the field of wireline communication, cell and packet technologies play crucial roles. Semiconductor IPs designed for cell/packet wireline communication are foundational to creating reliable and efficient data transport networks that support modern digital communications.
Cell and packet-based wireline communication systems are at the heart of many industrial, commercial, and residential applications. These systems are foundational for constructing and maintaining communication protocols that support everything from internet connectivity in smart homes to large-scale data transmission across enterprise networks. Semiconductor IPs in this category provide the essential building blocks that enable functionalities like error correction, data encryption, and efficient band utilization, ensuring seamless connectivity and high-speed data exchange.
Within the cell/packet wireline communication category, you'll find IP cores that cater to a wide range of functionalities. These include, but are not limited to, Ethernet IPs, SONET/SDH frameworks, data compression and decompression engines, and advanced encoding/decoding modules. Each of these IPs is engineered to meet the specific demands of high throughput and low latency, offering solutions that enhance the overall performance and reliability of wireline networks.
As the demand for faster and more reliable communication infrastructure grows, the importance of cell and packet wireline communication semiconductor IPs becomes increasingly apparent. They provide the technology needed to support a future where communication is instantaneous and pervasive, laying the groundwork for emerging innovations like IoT, smart cities, and advanced analytics platforms. Whether you are designing new network hardware or upgrading existing systems, these IPs furnish the tools necessary to stay ahead in the rapidly evolving digital landscape.
The Jotunn8 AI Accelerator represents a pioneering approach in AI inference chip technology, designed to cater to the demanding needs of contemporary data centers. Its architecture is optimized for high-speed deployment of AI models, combining rapid data processing capabilities with cost-effectiveness and energy efficiency. By integrating features such as ultra-low latency and substantial throughput capacity, it supports real-time applications like chatbots and fraud detection that require immediate data processing and agile responses. The chip's impressive performance per watt metric ensures a lower operational cost, making it a viable option for scalable AI operations that demand both efficiency and sustainability. By reducing power consumption, Jotunn8 not only minimizes expenditure but also contributes to a reduced carbon footprint, aligning with the global move towards greener technology solutions. These attributes make Jotunn8 highly suitable for applications where energy considerations and environmental impact are paramount. Additionally, Jotunn8 offers flexibility in memory performance, allowing for the integration of complexity in AI models without compromising on speed or efficiency. The design emphasizes robustness in handling large-scale AI services, catering to the new challenges posed by expanding data needs and varied application environments. Jotunn8 is not simply about enhancing inference speed; it proposes a new baseline for scalable AI operations, making it a foundational element for future-proof AI infrastructure.
Time-Triggered Ethernet (TTEthernet) is a cutting-edge data communication solution tailored for aviation and space sectors requiring dual fault-tolerance and redundancy. Critically designed to support environments with high safety-criticality, TTEthernet embodies an evolutionary step in Ethernet communication by integrating deterministic behavior with conventional Ethernet benefits. This blend of technologies facilitates the transfer of data with precision timing, ensuring that all communications occur as scheduled—a vital feature for mission-critical operations. TTEthernet is particularly advantageous in applications requiring high levels of data integrity and latency control. Its deployment across triple-redundant network architectures ensures that even in case of component failures, the network continues to function seamlessly. Such redundancy is necessary in scenarios like human space missions, where data loss or delay is not an option. TTTech's TTEthernet offerings, which also include ASIC designs, meet the European Cooperation for Space Standardization (ECSS) standards, reinforcing their reliability and suitability for the most demanding applications. Supporting both end systems and more intricate system-on-chip designs, this technology synchronizes all data flow to maintain continuity and consistency throughout the network infrastructure.
The HOTLink II Product Suite constitutes a range of resources specifically tailored for systems utilizing HOTLink II™ technology. This suite is engineered to manage high-speed video and data communication in environments where reliability and precision are paramount. It is ideal for applications in aerospace where maintaining high data integrity is critical. The suite provides robust solutions for both the development and operational stages, enhancing system performance. With its extensive support for different phases of product lifecycle management, the HOTLink II suite ensures that products meet the high standards required for mission-critical military and industrial applications.
The DisplayPort 1.4 core by Parretto offers a comprehensive solution for implementing DisplayPort functionalities in electronic designs. This IP supports both source (DPTX) and sink (DPRX) configurations, making it a versatile choice for any DisplayPort application. It operates at link rates of 1.62, 2.7, 5.4, and 8.1 Gbps, including embedded DisplayPort rates, and supports 1, 2, and 4 DP lanes. The IP core is built with adaptability in mind, featuring native video and AXI stream video interfaces. It supports both Single Stream Transport (SST) and Multi Stream Transport (MST) modes, accommodating diverse video streaming needs. With dual and quad pixels per clock transmission, it can deliver up to 10-bit video in various colorspaces such as RGB, YCbCr 4:4:4, YCbCr 4:2:2, and YCbCr 4:2:0. Additionally, the DisplayPort 1.4 IP core includes a secondary data packet interface for audio and metadata transport, enhancing multimedia performance. It comes with an accessible Video Toolbox that includes a timing generator, test pattern generator, and video clock recovery feature. Parretto provides full source code access, ensuring customizable integration and increased product reliability.
Tyr AI Processor Family is engineered to bring unprecedented processing capabilities to Edge AI applications, where real-time, localized data processing is crucial. Unlike traditional cloud-based AI solutions, Edge AI facilitated by Tyr operates directly at the site of data generation, thereby minimizing latency and reducing the need for extensive data transfers to central data centers. This processor family stands out in its ability to empower devices to deliver instant insights, which is critical in time-sensitive operations like autonomous driving or industrial automation. The innovative design of the Tyr family ensures enhanced privacy and compliance, as data processing stays on the device, mitigating the risks associated with data exposure. By doing so, it supports stringent requirements for privacy while also reducing bandwidth utilization. This makes it particularly advantageous in settings like healthcare or environments with limited connectivity, where maintaining data integrity and efficiency is crucial. Designed for flexibility and sustainability, the Tyr AI processors are adept at balancing computing power with energy consumption, thus enabling the integration of multi-modal inputs and outputs efficiently. Their performance nears data center levels, yet they are built to consume significantly less energy, making them a cost-effective solution for implementing AI capabilities across various edge computing environments.
The Network Protocol Accelerator Platform (NPAP) is engineered to accelerate network protocol processing and offload tasks at speeds reaching up to 100 Gbps when implemented on FPGAs, and beyond in ASICs. This platform offers patented and patent-pending technologies that provide significant performance boosts, aiding in efficient network management. With its support for multiple protocols like TCP, UDP, and IP, it meets the demands of modern networking environments effectively, ensuring low latency and high throughput solutions for critical infrastructure. NPAP facilitates the construction of function accelerator cards (FACs) that support 10/25/50/100G speeds, effectively handling intense data workloads. The stunning capabilities of NPAP make it an indispensable tool for businesses needing to process vast amounts of data with precision and speed, thereby greatly enhancing network operations. Moreover, the NPAP emphasizes flexibility by allowing integration with a variety of network setups. Its capability to streamline data transfer with minimal delay supports modern computational demands, paving the way for optimized digital communication in diverse industries.
The SMPTE ST 2110 core from Nextera facilitates the transmission and reception of professional media over IP networks. It supports various sub-standards, including the management of uncompressed video, audio, and associated data streams. This IP core is invaluable for broadcast and professional environments aiming to leverage IP standards for seamless media transportation and processing, ensuring high-quality outputs with flexibility in resource allocation and network adaptability.
Designed to accelerate the development of AI-driven solutions, the AI Inference Platform by SEMIFIVE offers a powerful infrastructure for deploying artificial intelligence applications quickly and efficiently. This platform encompasses an AI-focused architecture with silicon-proven IPs tailored specifically for machine learning tasks, providing a robust foundation for developers to build upon. The platform is equipped with high-performance processors optimized for AI workloads, including sophisticated neural processing units (NPUs) and memory interfaces that support large datasets and reduce latency in processing. It integrates seamlessly with existing tools and environments, minimizing the need for additional investments in infrastructure. Through strategic partnerships and an extensive library of pre-verified components, this platform reduces the complexity and time associated with AI application development. SEMIFIVE’s approach ensures end-users can focus on innovation rather than the underlying technology challenges, delivering faster time-to-market and enhanced performance for AI applications.
Under its eSi-Comms brand, EnSilica delivers a suite of highly parameterized communications IP solutions that play a crucial role in supporting modern communication standards such as 4G, 5G, Wi-Fi, and DVB. These IP blocks are designed to streamline the development of ASIC designs by providing a robust platform for OFDM-based modem solutions. The IP suite features advanced DSP algorithms for synchronization, equalization, demodulation, and channel decoding, ensuring robust communication links. It's optimized for integration into systems requiring flexibility and high performance.
TmlExpert is a sophisticated tool designed to model transmission lines with high precision. It caters to engineers tasked with simulating and analyzing the performance of transmission lines in varying conditions. The tool leverages cutting-edge algorithms to provide accurate characterizations crucial for designing efficient and reliable communication systems. It is integral in assessing and optimizing line parameters, ensuring signal integrity and effective power delivery in complex electronic systems. TmlExpert's user-friendly interface simplifies the simulation setup, allowing designers and engineers to focus on interpreting results and making informed design decisions. Its advanced modeling capabilities support various types of transmission lines used in modern electronics, from microstrip to coaxial cables. The precision and speed offered by TmlExpert facilitate quick iterations, thus enhancing productivity and reducing time-to-market for innovative electronic products. By integrating seamlessly with other tools in the Xpeedic suite, TmlExpert expands on its utility, enabling comprehensive analysis encompassing multiple domains. Its robust simulation environment offers engineers valuable insights into electrical characteristics and potential issues like reflections and losses, ensuring robust and efficient transmission line designs.
Designed for high reliability and efficiency, the BCH Error Correcting Code ECC from Secantec, Inc. ensures robust protection against errors in data communication systems. This IP utilizes the BCH algorithm, renowned for its capability to correct multiple errors within data sequences, making it an essential component in environments prone to error injection. The BCH code is ideally suited for systems that need to support high-speed data transfer with stringent reliability requirements. It offers a flexible architecture that can be implemented in diverse environments, whether in digital communication systems or error-tolerant storage systems. By adapting to varying levels of error and noise, the BCH code provides a consistent performance benchmark in safeguarding data integrity. This IP's versatility allows it to be incorporated into both hardware and software solutions, addressing a broad array of use cases from wireless communications to robust error correction in static memories. Its scalable design ensures that it can be tailored to fit specific application needs, delivering unmatched performance under various operational conditions.
Time-Sensitive Networking (TSN) is designed to address the ever-growing needs of modern industrial and automotive digital ecosystems. Leveraging precise time synchronization and deterministic data delivery, TSN ensures that data packets are transmitted with minimal latency and maximum reliability. This technology is particularly beneficial for industries where real-time operations and data accuracy are paramount, such as automotive and industrial automation sectors. TTTech's TSN capabilities include a comprehensive range of chip designs that can be incorporated into microcontrollers and sophisticated systems-on-chip (SoC). These designs are compatible with IEEE standards for features such as frame preemption and redundancy, allowing for sophisticated network constructs that meet specific industry needs. With hundreds of consumer and enterprise products integrated with TSN technology, TTTech maintains a leading position in standardizing and implementing this forward-looking networking framework. Beyond its operational reliability, TSN offers significant advantages in scalability and flexibility, making it suitable for evolving technology landscapes. The compatibility of this technology with existing infrastructures enhances the adoption process, providing seamless integration and reducing potential system disruptions. By supporting various industry-standard features, TTTech’s TSN solutions ensure continuous, precise, and effective data management across connected industrial systems.
Secantec's Reed Solomon Error Correcting Code ECC is engineered to deliver high reliability in data transmission environments, correcting both burst and random errors. This IP is recognized for its effectiveness in environments where high-speed data transfer aligns with strict error performance standards. Designed to enhance data integrity in systems subjected to noise and signal distortion, this code is adaptable to various application requirements, ensuring minimal error rates in data transmissions. The Reed Solomon code is crucial for scenarios such as optical communications, satellite systems, and broadcasts, where error minimization is essential. Its implementation offers the flexibility to handle different data block sizes and error correction capacities, making it suitable for customization according to specific needs. This adaptability allows it to seamlessly integrate into systems requiring consistent data accuracy and reliability, marking it as a staple in dependable communication solutions.
Hamming Code ECC developed by Secantec, Inc. offers a straightforward yet powerful method for error correction in digital communications. This IP is engineered to correct single-bit errors and detect double-bit errors, making it a critical component in systems where reliability is paramount. This code is particularly useful in environments where small data integrity issues can result in significant operational setbacks. Not only does it provide effective error correction, but it also enhances overall system performance by reducing the need for costly data retransmissions. Its simplicity and ease of implementation make it suitable for a wide range of applications, from computer memory systems to complex networking solutions. Through its efficient error detection and correction capabilities, the Hamming Code ECC ensures data reliability without imposing significant resource demands. Its robust design is ideal for integration into systems that benefit from cost-effective and efficient error rectification techniques, promoting smooth and uninterrupted data flow.
The Low Latency Ethernet 10G/25G MAC from MLE is tailored for applications demanding minimal delay in data transmission across Ethernet networks. It offers support for both 10G and 25G Ethernet, making it a versatile option for various networking environments. This MAC IP core is instrumental in reducing data bottlenecks, enhancing the communication flow in high-speed networks, crucial for data centers and carrier-class Ethernet deployments. With advanced error-handling and packet processing capabilities, the MAC ensures robust data integrity and performance consistency. The emphasis on reducing latency makes it ideal for applications such as financial trading systems and real-time data analytics, where every microsecond counts. Implementation flexibility allows this MAC to operate seamlessly within different hardware configurations, providing the connection and data flow efficiency required by modern, dynamically-scaling networks. This makes it an optimal choice for businesses looking to upgrade their network infrastructure without the associated downtime and complexity.
The Xinglian-500 interconnect fabric is a crucial component for systems requiring robust data flow management and high throughput. It facilitates seamless communication within multi-core CPU and SoC architectures, providing cache coherence and efficient data handling across channels. Designed to support a wide variety of systems, the Xinglian-500 ensures consistent performance across different layers, helping to optimize data parallelism and workload distribution. This interconnect fabric is central to systems that must maintain a high level of data integrity and synchronization. An innovation by StarFive, it is tailored to support growing demands in SoC design and multi-core CPU development. The Xinglian-500’s flexibility and scalability make it an ideal choice for state-of-the-art computing frameworks and a key player in advancing integrated circuit architectures.
The silicon IP Platform for Low-Power IoT by Low Power Futures integrates pre-validated, configurable building blocks tailored for IoT device creation. It provides a turnkey solution to accelerate product development, incorporating options to employ both ARM and RISC V processors. With a focus on reducing energy consumption, the platform is prepared for various applications, ensuring a seamless transition for products from conception to market. The platform is crucial for developing smart IoT solutions that require secure and reliable wireless communications across industries like healthcare, smart home, and industrial automation.
The Reed Solomon Erasure Code offered by Secantec, Inc. is tailored for applications that require high reliability in data transmission where the location of erasure is clear, but the original values are not. This code allows the recovery of original data after computation on the received code words, leveraging redundant symbols that accompany the data. It has notable utility in systems like RAID, where it mitigates the risk of data loss from disk drive failures, and in communications where precise error location is advantageous. This IP finds its strength in rectifying errors introduced during transmission, aiding systems that suffer from frequent noise disturbances, thus ensuring stability and reducing downtime. The Reed Solomon Erasure Code works efficiently in environments with known erasure locations, combining error correction with storage recovery features to maintain the integrity of data being transmitted. The flexibility and efficiency of this code make it ideal for environments where some of the data might be incorrect, such as in communication systems dealing with high-speed data streams or storage devices. Through precise error correction capabilities, it supports durability and consistency in data handling, pushing the boundaries of secure communications.
For aviation and space applications, TTTech offers Deterministic Ethernet technology that ensures reliable and predictable data flow in safety-critical environments. A significant feature of this technology is its ability to offer certifiable Ethernet chip designs that are versatile and applicable across various platforms. As part of its adaptability, the technology complies with industry standards such as ARINC 664 part 7, supporting Time-Triggered Ethernet (TTEthernet) and Time Sensitive Networking (TSN) connectivity. Suitable for use in highly demanding environments, this solution maintains critical system functions under stringent conditions while ensuring a high level of performance and safety. In addition to its application in aviation, Deterministic Ethernet is well-suited for harsh environments where reliability is paramount. Utilizing TTEthernet, it incorporates triple-redundant network frameworks that cater to dual fault-tolerance requirements necessary for human spaceflight missions. Notably, this technology has been successfully implemented in the NASA Orion spacecraft, highlighting its capability and significance in critical aerospace operations. TTTech's Deterministic Ethernet can be integrated into various end systems or more complex configurations, aligning with the Time-Triggered Ethernet ECSS engineering standard. Given its integration efficacy, this technology supports seamless use across multiple platforms, enhancing both legacy systems and new infrastructures. For operators in aerospace and heavy industries, it allows for effective and comprehensive data exchange even in the most extreme conditions.
LTTS's USB solutions are at the cutting edge of high-speed data transfer technology, supporting speeds up to 10 gigabits per second. These solutions are designed to facilitate efficient and quick data exchanges, which are essential for both consumer electronics and industrial applications. By providing robust and versatile USB interfaces, LTTS ensures that devices can handle substantial data flows seamlessly.\n\nFocused on maximizing throughput while maintaining compatibility across various USB standards, the LTTS solutions cover a range of versions including USB 3.0, 3.1, and 3.2. This ensures that devices are future-proof and capable of integrating with both existing and emerging technologies, extending their usability and relevance in fast-evolving tech landscapes.\n\nWhether employed in consumer electronics or complex industrial systems, these USB solutions emphasize reliability and speed, making them indispensable tools for users demanding consistent performance and high data integrity. Their design is particularly suited for environments where large volumes of data must be processed rapidly and stored efficiently, supporting a wide array of digital applications.
The Ternary Content-Addressable Memory (TCAM) from DXCorr is a robust solution designed for databases and networking equipment where high-speed searches and matching operations are paramount. It is engineered to handle massive datasets with unmatched speed by using ternary bit storage, which distinguishes between '0', '1', and 'don't care' states, offering wider comparison capabilities than traditional binary systems. DXCorr's TCAM implementation optimizes search operations to accomplish significant performance gains in data throughput. This is particularly beneficial for tasks such as address lookups and packet classification in high-performance networking gear such as routers and switches. By leveraging its rapid access speeds, TCAMs enable faster search operations crucial for real-time data processing tasks. Crafted to adapt to evolving technological requirements, it operates efficiently across key industry nodes including 7nm and 5nm technologies. This makes it an excellent fit for cutting-edge telecommunications and networking devices where data processing speed is critical. Furthermore, the design is enhanced for power efficiency to accommodate energy constraints typical of modern electronic applications, merging functionality with sustainability.
StarFive introduces the Xinglian-700, a high-performance interconnect fabric designed to deliver exceptional scalability and performance for complex processor networks. Ideal for multi-core CPUs and advanced SoCs, this component assures the necessary bandwidth and cache coherence for sophisticated data processing. The Xinglian-700 builds on StarFive's expertise in creating highly scalable fabrics, ensuring that each processor in the network communicates effectively, minimizing latency, and improving data throughput. The robustness of this interconnect supports expansive configurations, making it a preferred choice for enterprises needing high-level integration and scalability. its adaptability, the Xinglian-700 revolutionizes interconnect architectures by offering easily configurable options suitable for a wide variety of applications-from data centers requiring massive processing capabilities to consumer electronics needing efficiency and speed.
The Ethernet Switch/Router L2/L3/MPLS 12x10G IP core is designed for applications requiring efficient and rapid L2 and L3 switching and routing. It integrates 12 ports of 10 Gigabit Ethernet, ensuring full wire-speed across all ports and frames while avoiding head-of-line blocking through an advanced shared buffer memory architecture. With capabilities for handling jumbo packets up to 16367 bytes, this core is suited for high-performance networking, ensuring robust packet management and queue operations. It features automatic MAC address learning, advanced VLAN handling, MPLS forwarding, and support for multiple spanning trees, enhancing its utility in diverse networking scenarios. This IP core is also equipped with a high-performance processor interface and a dedicated CPU port for packet processing, optimizing it for both FPGA and ASIC technologies. These design elements ensure that the core can be adapted to various technological environments, making it a versatile choice for network infrastructure.
VocalFusion technology by XMOS is designed for advanced voice processing, providing high-fidelity far-field voice capture capabilities. Its innovative architecture supports smart devices in achieving accurate and responsive voice control, minimizing latency while optimizing audio signal quality. The technology is particularly geared towards applications involving voice interfaces, offering a seamless user experience in environments where voice interaction is paramount. VocalFusion's integration into products like smart speakers and conference systems highlights its flexibility and robustness in audio signal management. With these capabilities, VocalFusion enhances the usability and functionality of a variety of electronics, from consumer devices to enterprise solutions. Its scalable architecture makes it a suitable choice for manufacturers looking to incorporate sophisticated voice interaction in their products.
Orthogone Technologies offers a high-performance Ultra-Low Latency Ethernet Media Access Control (MAC) and Physical Coding Sublayer (PCS) designed for rapid network connectivity. These IP cores are optimized for high-frequency trading and high-performance computing, offering data rates from 1G to 100G. The solutions feature optional RS-FEC error correction and are engineered for exceptional latency performance, which aids in quick product deployment for the finance and networking sectors. Besides complying with the IEEE 802.3 standard, these cores provide a variety of advanced features that cater to demanding applications, maintaining low gate counts and efficient resource usage.
The Processor System IP from Akeana is an extensive array of IP blocks designed to accelerate the development and integration of processor systems. This suite includes a compute coherence block (CCB), interconnect fabrics, and other essential system components to support scalable and customizable SOC designs. These components help in seamlessly connecting multiple processors, ensuring coherence and robust data management across systems. This IP suite is integral for those looking to construct comprehensive solutions without compromising flexibility. It enables advanced interrupt handling and memory management, vital for complex systems that demand high synchronization and precise control. Akeana provides architecture support with both coherent and non-coherent interconnects, facilitating a complete multi-core integration according to specific requirements. Customers are empowered to blend these system IP blocks into their designs, enhancing performance and reliability. The flexible nature of this offering makes it ideal for processors aiming for advanced configurations, delivering scalability and performance demanded by modern applications in environments such as cloud computing and edge systems.
Galois Error Correcting Code, developed by Secantec, represents an advanced approach to ensuring data integrity across various channel conditions. This IP capitalizes on Galois field arithmetic, a pivotal area in error correction, to efficiently manage data errors occurring in both noisy and clear channels. Its design ensures minimal resource usage while delivering high performance. Ideal for integration in both ASIC and FPGA systems, this code seamlessly blends with existing architectures without imposing significant overhead. Its asynchronous gate design helps avoid additional clock cycles during encoding and decoding, making it well-suited for embedded systems and applications requiring low latency data processing. Additionally, the Galois Error Correcting Code excels in scenarios involving both multi-bit error correction and the repair of noise-induced data distortions. Its robust design not only addresses transient system errors but also provides a reliable shield against electromagnetic interference that commonly affects chip operations.
The IMG DXD is a feature-rich GPU designed for versatile applications across data centers, desktops, and laptops. It supports DirectX 11, 12, Vulkan 1.4, OpenGL 4.6, and OpenCL 3.0, offering a comprehensive platform for graphic-intensive tasks. Highly suitable for gaming and content creation, the DXD supports real-time graphics rendering with exceptional visual fidelity. Its architecture focuses on maximizing performance while maintaining a balance with energy consumption, which is crucial for applications in environments where both high throughput and efficiency are required. Its multi-screen capability and support for a broad range of graphical interfaces make the DXD an ideal choice for professional applications requiring complex graphic tools or environments where multiple displays provide a strategic advantage.
The SMPTE 2110-22 RTP Subsystem IP Cores are meticulously engineered for seamless transport of JPEG XS compressed video streams over IP networks. Optimized for studio-to-studio communications, this IP subsystem adheres to standards that ensure smooth interoperability across varied media ecosystems. By leveraging this technology, broadcasters can enhance their network efficiencies and stream high-quality video over standard IP infrastructures without the hindrance of high latencies. Moreover, these cores support ancillary data handling alongside main video streams, ensuring comprehensive media management. Designed with scalability and performance in mind, this subsystem is adaptable for both live broadcast environments and post-production facilities. SMPTE 2110-22 RTP technology addresses the need for flexible yet robust streaming, enabling media engineers to make the most of available bandwidth while preserving image fidelity.
The core implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or point-to-point connection, ideal for offloading systems from demanding tasks of UDP/IP and enabling media streaming in both FPGA and RISC designs. It features support for ARP request, reply, and management, 32-entry ARP cache, ICMP ping reply, and DHCP client engine. It includes IP/UDP checksum generation and validation, MDIO bus access, and supports raw packets in both TX and RX. IP fragmentation and TCP hardware protocol stack companion core are available on demand. The design handles exceptions of internal memory exhaustion and invalid packets effectively. The core has been evaluated on Xilinx and Altera platforms for high performance.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!