All IPs > Wireless Communication > Digital Video Broadcast
The Digital Video Broadcast (DVB) semiconductor IP category comprises an array of IP cores specifically tailored to facilitate reliable and efficient video broadcasting over wireless communication networks. As the demand for high-quality video content continues to rise, the need for robust broadcasting solutions that can handle diverse environments and large audiences becomes crucial. Our collection includes IPs that cater to emerging and established digital broadcasting standards, ensuring versatility and compliance with international specifications.
These semiconductor IPs empower developers to integrate advanced video broadcast capabilities into their next-generation wireless communication products, such as set-top boxes, digital televisions, and mobile broadcasting devices. By leveraging state-of-the-art modulation and error correction techniques, our DVB semiconductor IP offerings streamline the delivery of high-definition and standard-definition video content over various frequencies and platforms. This inclusivity is crucial for manufacturers aiming to capture a broad market share across different regions and user bases.
Moreover, our DVB semiconductor IP solutions are designed with scalability and adaptability in mind. They enable easy integration into diverse broadcasting systems, supporting functionalities such as video encoding, multiplexing, and transmission over wireless channels. This adaptability not only shortens the development cycle but also ensures that the products remain future-proof, allowing manufacturers to deliver cutting-edge features to end-users without extensive redesigns.
Whether you are developing a niche video broadcasting application or a mainstream media distribution product, our Digital Video Broadcast semiconductor IPs provide the essential building blocks needed to ensure high performance, reliability, and compatibility. With a focus on innovation and efficiency, these IPs help you meet the stringent requirements of modern wireless broadcast environments, paving the way for the next wave of digital media consumption experiences.
Akida Neural Processor IP by BrainChip serves as a pivotal technology asset for enhancing edge AI capabilities. This IP core is specifically designed to process neural network tasks with a focus on extreme efficiency and power management, making it an ideal choice for battery-powered and small-footprint devices. By utilizing neuromorphic principles, the Akida Neural Processor ensures that only the most relevant computations are prioritized, which translates to substantial energy savings while maintaining high processing speeds. This IP's compatibility with diverse data types and its ability to form multi-layer neural networks make it versatile for a wide range of industries including automotive, consumer electronics, and healthcare. Furthermore, its capability for on-device learning, without network dependency, contributes to improved device autonomy and security, making the Akida Neural Processor an integral component for next-gen intelligent systems. Companies adopting this IP can expect enhanced AI functionality with reduced development overheads, enabling quicker time-to-market for innovative AI solutions.
The Akida 2nd Generation continues BrainChip's legacy of low-power, high-efficiency AI processing at the edge. This iteration of the Akida platform introduces expanded support for various data precisions, including 8-, 4-, and 1-bit weights and activations, which enhance computational flexibility and efficiency. Its architecture is significantly optimized for both spatial and temporal data processing, serving applications that demand high precision and rapid response times such as robotics, advanced driver-assistance systems (ADAS), and consumer electronics. The Akida 2nd Generation's event-based processing model greatly reduces unnecessary operations, focusing on real-time event detection and response, which is vital for applications requiring immediate feedback. Furthermore, its sophisticated on-chip learning capabilities allow adaptation to new tasks with minimal data, fostering more robust AI models that can be personalized to specific use cases without extensive retraining. As industries continue to migrate towards AI-powered solutions, the Akida 2nd Generation provides a compelling proposition with its improved performance metrics and lower power consumption profile.
The HOTLink II Product Suite constitutes a range of resources specifically tailored for systems utilizing HOTLink II™ technology. This suite is engineered to manage high-speed video and data communication in environments where reliability and precision are paramount. It is ideal for applications in aerospace where maintaining high data integrity is critical. The suite provides robust solutions for both the development and operational stages, enhancing system performance. With its extensive support for different phases of product lifecycle management, the HOTLink II suite ensures that products meet the high standards required for mission-critical military and industrial applications.
The Polar ID system by Metalenz revolutionizes biometric security through its unique use of meta-optic technology. It captures the polarization signature of a human face, delivering a new level of security that can detect sophisticated 3D masks. Unlike traditional structured light technologies, which rely on complex dot-pattern projectors, Polar ID simplifies the module through a single, low-profile polarization camera that operates in near-infrared, ensuring functionality across varied lighting conditions and environments. Polar ID offers ultra-secure facial authentication capable of operating in both daylight and darkness, accommodating obstacles such as sunglasses and masks. This capability makes it particularly effective for smartphones and other consumer electronics, providing a more reliable and secure alternative to existing fingerprint and visual recognition technologies. By integrating smoothly into the most challenging smartphone designs, Polar ID minimizes the typical hardware footprint, making advanced biometric security accessible at a lower cost. This one-of-a-kind technology not only enhances digital security but also provides seamless user experiences by negating the need for multiple optical components. Its high resolution and accuracy ensure that performance is not compromised, safeguarding user authentication in real-time, even in adverse conditions. By advancing face unlock solutions, Polar ID stands as a future-ready answer to the rising demand for unobtrusive digital security in mainstream devices.
The Hyperspectral Imaging System developed by Imec is a revolutionary tool for capturing and analyzing light across a wide range of wavelengths. This system is particularly valuable for applications requiring detailed spectral analysis, such as agricultural inspection, environmental monitoring, and medical diagnostics. By capturing hundreds of narrow spectral bands, the system provides a comprehensive spectral profile of the subject, enabling precise identification of materials and substances. What sets Imec's Hyperspectral Imaging System apart is its ability to integrate seamlessly into existing devices, allowing for versatile use across various industries. The compact and efficient design ensures that it can be deployed in field conditions, offering real-time analysis capabilities that are crucial for immediate decision-making processes. The Hyperspectral Imaging System is designed with cutting-edge CMOS technology, ensuring high sensitivity and accuracy. This integration with CMOS technology not only enhances the performance but also ensures that the system is cost-effective and accessible to a broader range of applications and markets. As hyperspectral imaging continues to evolve, Imec's system stands as a leader in the field, providing unmatched resolution and reliability.
D2D® Technology, developed by ParkerVision, is a revolutionary approach to RF conversion that transforms how wireless communication operates. This technology eliminates traditional intermediary stages, directly converting RF signals to digital data. The result is a more streamlined and efficient communication process that reduces complexity and power consumption. By bypassing conventional analog-to-digital conversion steps, D2D® achieves higher data accuracy and reliability. Its direct conversion approach not only enhances data processing speeds but also minimizes energy usage, making it an ideal solution for modern wireless devices that demand both performance and efficiency. ParkerVision's D2D® technology continues to influence a broad spectrum of wireless applications. From improving the connectivity in smartphones and wearable devices to optimizing signal processing in telecommunication networks, D2D® is a cornerstone of ParkerVision's technological offerings, illustrating their commitment to advancing communication technology through innovative RF solutions.
The mmWave PLL offers precise high-frequency synthesis capabilities, ideal for mmWave communication applications. Designed to support the demanding requirements of modern telecommunications, this phase-locked loop circuit excels in providing stable and low phase noise performance at extremely high frequencies. This product is tailored for next-generation wireless systems, including 5G networks and beyond, where high data rates and low latency are critical. Its robust architecture allows it to deliver exceptional performance in bandwidth-intensive environments, making it a critical component in advanced RF front-end solutions. mmWave PLL's ability to maintain frequency stability while handling various interference and environmental variables highlights its importance in the seamless operation of high-speed communication infrastructures.
ntRSD core implements a time-domain Reed-Solomon decoding algorithm. The core is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSD core supports erasure decoding thus doubling its error correction capability. The core also supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
A trailblazer in high-speed rail connectivity, LightningBlu offers a groundbreaking, track-to-train multi-gigabit mmWave solution. This technology is renowned for its seamless integration with train networks, providing stable and fast connections crucial for high-speed transport. LightningBlu operates efficiently over a rail-friendly frequency range from 57-71 GHz and delivers an impressive data throughput of up to 3.5 Gbps. The system comprises both trackside and train-top nodes, each featuring innovative two-sector radios to ensure continuous, dynamic connection between the train and the trackside infrastructure. The design includes components qualified for rugged rail environments, promising extended service life and low maintenance needs. The solution significantly boosts operational efficiency for rail networks, being deployed in key infrastructures like South Western Railways and Caltrain in Silicon Valley. Versatile and resilient, LightningBlu adapts to varied complexities found in high-speed transport contexts. It communicates data faster than 5G while maintaining lower power consumption than traditional mobile networks, ensuring a superior commuter experience through its reliability and speed.
aiData serves as a comprehensive automated data pipeline tailored specifically for the development of ADAS and autonomous driving technologies. This solution optimizes various stages of MLOps, from data capturing to curation, significantly reducing the traditional manual workload required for assembling high-quality datasets. By leveraging cutting-edge technologies for data collection and annotation, aiData enhances the reliability and speed of deploying AD models, fostering a more efficient flow of data between developers and data scientists.\n\nOne of the standout features of aiData is its versioning system that ensures transparency and traceability throughout the data lifecycle. This system aids in curating datasets tailored for specific use cases via metadata enrichment and SQL querying, supporting seamless data management whether on-premise or cloud. Additionally, the aiData Recorder is engineered to produce high-quality datasets by enabling precise sensor calibration and synchronization, crucial for advanced driving applications.\n\nMoreover, the Auto Annotator component of aiData automates the traditionally labor-intensive process of data annotation, utilizing AI algorithms to produce annotations that meet high accuracy standards. This capability, combined with the aiData Metrics tool, allows for comprehensive validation of datasets, ensuring that they correctly reflect real-world conditions. Collectively, aiData empowers automotive developers to refine neural network algorithms and enhance detection software, accelerating the journey from MLOps to production.
Ubi.cloud is a groundbreaking geolocation solution designed for IoT tracking that shifts power-hungry processes such as GPS and Wi-Fi into the cloud. This approach effectively reduces the power consumption, physical size, and cost of IoT devices, making it an ideal fit for device and chipset manufacturers. By offloading these demanding tasks, Ubi.cloud enhances the energy efficiency of IoT trackers, enabling longer device life and reducing the need for frequent battery replacements. The service is particularly noteworthy for its ability to minimize the footprint of geolocation hardware in tracking devices, which is crucial for the efficient deployment of compact, integrated IoT solutions across various industries. In addition to improving device longevity, Ubi.cloud provides developers with flexibility in designing cost-effective and scalable IoT systems that maintain robust tracking capabilities over wide areas, both indoors and outdoors. The shift from device-based to cloud-based processing is a major step forward in enhancing the practicality and adoption of IoT trackers in a wide range of applications.
The Cyclone V FPGA with Integrated PQC Processor by ResQuant is a specialized product that comes pre-equipped with a comprehensive NIST PQC cryptography suite. This FPGA is tailored for applications requiring a robust proof-of-concept for quantum-safe implementations. It ensures seamless integration into existing systems, providing a practical platform for testing and deployment in quantum-secure environments. This product is available at a competitive price and represents an ideal starting point for entities looking to explore and adopt quantum-resilient technologies. Its configuration allows for straightforward implementation in diverse hardware infrastructures while offering a reliable option for organizations aiming to stay ahead in the evolving cyber security landscape. By incorporating the latest in cryptographic standards and ensuring vendor independence, the Cyclone V FPGA with Integrated PQC Processor by ResQuant effectively bridges current hardware technologies and future-proof security needs. It supports industry-wide applications, from IoT and ICT to automotive and military sectors, underscoring ResQuant's versatility in hardware security solutions.
ntRSE core implements the Reed Solomon encoding algorithm and is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSE core supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
Tower Semiconductor’s RF-SOI and RF-CMOS platforms are crucial for developing state-of-the-art wireless communication systems. These technologies offer enhanced performance for RF applications, featuring efficient power handling and reduced interference, which are critical for high-frequency wireless communication. RF-SOI technology provides isolation benefits that enhance overall RF performance by minimizing crosstalk and interference. Meanwhile, RF-CMOS backs this with lower power consumption and integration capability, pivotal for the stringent demands of modern wireless protocols. The versatility of these platforms allows their application in next-generation wireless technologies and infrastructure, supporting everything from consumer devices to telecommunications equipment. The collaboration of SOI and CMOS technologies in radio frequency align with industry trends towards miniaturization and energy efficiency in wireless communication devices.
The DVB-Satellite Modulator is a high-performance modulator core designed to adhere to DVB-S, DSNG, DVB-S2, and DVB-S2X satellite forward-link specifications. This versatile modulator core is engineered for both broadcasting and interactive applications, accommodating a variety of modulation schemes including (A)PSK. Its robust framework is capable of delivering efficient and reliable operations in challenging satellite communication environments. The modulator's design prioritizes support for advanced satellite communication standards, ensuring its place in future-ready satellite systems.
ParkerVision's Energy Sampling Technology is a state-of-the-art solution in RF receiver design. It focuses on achieving high sensitivity and dynamic range by implementing energy sampling techniques. This technology is critical for modern wireless communication systems, allowing devices to maintain optimal signal reception while consuming less power. Its advanced sampling methods enable superior performance in diverse applications, making it a preferred choice for enabling efficient wireless connectivity. The energy sampling technology is rooted in ParkerVision's expertise in matched filter concepts. By applying these concepts, the technology enhances the modulation flexibility of RF systems, thereby expanding its utility across a wide range of wireless devices. This capability not only supports devices in maintaining consistent connectivity but also extends their battery life due to its low energy requirements. Overall, ParkerVision's energy sampling technology is a testament to their innovative approach in RF solutions. It stands as an integral part of their portfolio, addressing the industry's demand for high-performance and energy-efficient wireless technology solutions.
The PCD03D Turbo Decoder is adept at handling multiple state decoding for standards such as DVB-RCS and IEEE 802.16 WiMAX. Its core design features an 8-state duobinary decoding structure, facilitating precise and quick signal deconstruction. Additionally, the optional inclusion of a 64-state Viterbi decoder enhances versatility and performance in various environments. This decoder is tailored for applications where agility and high data throughput are critical, making it an invaluable asset in wireless communication infrastructures. The decoder’s architecture supports expansive VHDL core integration, providing durable solutions across FPGA platforms.
The HDR Core is engineered to deliver enhanced dynamic range image processing by amalgamating multiple exposures to preserve image details in both bright and dim environments. It has the ability to support 120dB HDR through the integration of sensors like IMX585 and OV10640, among others. This core applies motion compensation alongside detection algorithms to mitigate ghosting effects in HDR imaging. It operates by effectively combining staggered based, dual conversion gain, and split pixel HDR sensor techniques to achieve realistic image outputs with preserved local contrast. The core adapts through frame-based HDR processing even when used with non-HDR sensors, demonstrating flexibility across various imaging conditions. Tone mapping is utilized within the HDR Core to adjust the high dynamic range image to fit the display capabilities of devices, ensuring color accuracy and local contrast are maintained without introducing noise, even in low light conditions. This makes the core highly valuable in applications where image quality and accuracy are paramount.
ntRSC_IESS core is a highly integrated solution implementing a time-domain Reed-Solomon Forward Error Correction algorithm. The core supports several programming features including codeword size, error threshold, number of parity bytes, reverse or forward order of the output, mode of operation (encode, decode or pass-through), shortened code support, erasures or error only decoding. Very low latency, high speed, simple interfacing and programmability make this core ideal for many applications including Intelsat IESS-308, DTV, DBS, ADSL, Satellite Communications, High performance modems and networks.
The PCE04I Inmarsat Turbo Encoder is engineered to optimize data encoding standards within satellite communications. Leveraging advanced state management, it enhances data throughput by utilizing a 16-state encoding architecture. This sophisticated development enables efficient signal processing, pivotal for high-stakes communication workflows. Furthermore, the PCE04I is adaptable across multiple frameworks, catering to diverse industry requirements. Innovation is at the forefront with the option of integrating additional state Viterbi decoders, tailoring performance to specific needs and bolstering reliability in communications.
The ntLDPC_DVBS2X IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_DVBS2X decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm or Layered Lambda-min Algorithm. Selecting between the two algorithms presents a decoding performance .vs. system resources utilization trade-off. The core is highly reconfigurable and fully compliant to the DVB-S2 and DVB-S2X standards. Two highly complex off-line preprocessing series of procedures are performed to optimize the DVB LDPC parity check matrices to enable efficient RTL implementation. The ntLDPC_DVBS2X encoder IP implements a 360-bit parallel systematic LDPC IRA encoder. An off-line profiling Matlab script processes the original IRA matrices and produces a set of constants that are associated with the matrix and hardcoded in the RTL encoder. Actual encoding is performed as a three part recursive computation process, where row sums, checksums of all produced rows column-wise and finally transposed parity bit sums are calculated. The ntLDPC_DVBS2X decoder IP implements a 360-bit parallel systematic LDPC layered decoder. Two separate off-line profiling Matlab series of scripts are used to (a) process the original IRA matrices and produce the layered matrices equivalents (b) resolve any possible conflicts produced by the layered transformation. The decoder IP permutes each block’s parity LLRs to become compatible with the layered decoding scheme and stores channel LLRs to processes them in layered format. Each layer corresponds to 360 expanded rows of the original LDPC matrix. Each layer element corresponds to the active 360x360 shifted identity submatrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit.
Cobalt is an ultra-low-power GNSS receiver designed specifically for chipset integration to expand the market capabilities of IoT System-on-Chip (SoC) products. This GNSS receiver stands out for its ability to drastically reduce energy consumption while maintaining high performance in geolocation tasks. This makes Cobalt an ideal choice for IoT applications where battery life is critical, such as in wearable technology and remote asset tracking devices. By integrating Cobalt into chipsets, developers can enhance their products with robust and reliable GNSS functionalities without eliminating critical power resources, thus maintaining extended operational periods for their IoT devices. Cobalt's design caters to evolving needs in IoT infrastructures by supporting efficient satellite communication, essential for precise and reliable real-time location tracking. Its inclusion in SoC designs fosters the development of sophisticated IoT products capable of delivering real-time, accurate geolocation data, accelerating the integration of smart technologies across various sectors.
The ntDVBS2_FEC transmitter and receiver IPs, each instantiate an outer BCH and inner LDPC concatenated pair of encoders and decoders respectively. The Bose, Chaudhuri, and Hocquenghem (BCH) codes are the largest category of the powerful error-correction cyclic codes and belong to the block codes that are a generalization of the Hamming codes for multiple-error corrections. The Low Density Parity Check (LDPC) codes are powerful, capacity approaching channel codes and have exceptional error correction capabilities. The high degree of parallelism that they offer enables efficient, high throughput hardware architectures. The concatenation of these two error correction algorithms enable performance well close to the Shannon limit. The ntBCH_DVBS2 encoder performs BCH encoding to payload frames by appending calculated parity bits at the end of each frame. The ntBCH_DVBS2 decoder finds the error locations within a received frame, tries to correct them and indicates a successful or failed decoding procedure. The ntLDPC_DVBS2 IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_DVBS2 encoder IP implements a 360-bit parallel systematic LDPC IRA encoder. An off-line profiling Matlab script processes the original IRA matrices and produces a set of constants, associated with the matrix and hardcoded in the RTL encoder. Encoding is performed as a three part recursive computation process, where row sums, checksums of all rows column-wise and parity bit sums are calculated. The ntLDPC_DVBS2 decoder IP implements an approximation of the log-domain LDPC iterative decoding algorithm (Belief propagation), known as Layered Lambda-min2 Algorithm. The core is highly reconfigurable in terms of area, throughput and error correction performance trade-offs and is fully compliant to the DVB-S2 standard. Two highly complex off-line preprocessing series of procedures are performed to optimize the DVB LDPC parity check matrices to enable efficient RTL implementation. The ntLDPC_DVBS2 decoder IP implements a 360-LLR parallel systematic LDPC layered decoder. Two separate off-line profiling Matlab series of scripts are used to (a) process the original IRA matrices and produce the layered matrices equivalents (b) resolve any possible conflicts produced by the layered transformation. Each layer corresponds to 360 expanded rows of the original LDPC matrix. Each layer element corresponds to the active 360x360 shifted identity sub-matrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder also IP features two powerful optional early termination (ET) criteria (convergence and parity check), to maintain practically the same error correction performance, while significantly increasing its throughput rate. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control hand-shaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI.
The DVB-S2 LDPC-BCH block is a powerful FEC (Forward Error Correction) subsystem for Digital Video Broadcasting via Satellite. In Digital video broadcasting for digital transmission for satellite applications, a powerful FEC sub-system is needed. FEC is based on LDPC (Low-Density Parity Check) codes concatenated with BCH (Bose Chaudhuri Hocquenghem) codes, allowing Quasi Error Free operation close to the Shannon limit.
Focused on meeting the ETSI DVB-CID carrier identification standard (EN103129), the DVB-CID Modulator integrates both modulation and channel coding functionalities into a single cohesive core. This integration is aimed at addressing specific carrier identification requirements within satellite communication systems. By streamlining these processes, the modulator enhances operational efficiencies while ensuring adherence to key industry standards. The DVB-CID Modulator effectively supports sophisticated satellite communication systems demanding reliable carrier identification capabilities.
The DVB-S2 Modulator is engineered to accommodate both DVB-S2 and DVB-S2X satellite forward-link specifications. This high-performance modulator core supports (A)PSK modulation schemes and is particularly suitable for both broadcasting and interactive applications. Its design is focused on delivering advanced functionalities while ensuring compliance with dynamic satellite communication standards. This makes it well-suited for a variety of professional and commercial telecommunications applications. The modulator is ideal for delivering superior broadcast experiences with increased efficiency and reliability.
The IMG B-Series is designed to provide scalable performance across a diverse range of markets, from set-top boxes to high-end desktop applications. Its architecture allows for customization, offering options from low-area configurations to powerful multi-core solutions that enhance multitasking capabilities. Equipped with Imagination's innovative multi-core GPU technology, the B-Series enables developers to boost performance or enhance multitasking flexibility according to the device requirements. This adaptability is particularly advantageous for products demanding varying levels of compute power and energy efficiency. Targeting both consumer and industrial applications, its power-efficient design supports prolonged device use without compromising on graphical output quality. The B-Series underscores Imagination’s commitment to providing flexible solutions that meet the evolving needs of modern computing.
VocalFusion technology by XMOS is designed for advanced voice processing, providing high-fidelity far-field voice capture capabilities. Its innovative architecture supports smart devices in achieving accurate and responsive voice control, minimizing latency while optimizing audio signal quality. The technology is particularly geared towards applications involving voice interfaces, offering a seamless user experience in environments where voice interaction is paramount. VocalFusion's integration into products like smart speakers and conference systems highlights its flexibility and robustness in audio signal management. With these capabilities, VocalFusion enhances the usability and functionality of a variety of electronics, from consumer devices to enterprise solutions. Its scalable architecture makes it a suitable choice for manufacturers looking to incorporate sophisticated voice interaction in their products.
The IMG CXM series offers a compact yet powerful solution for consumer electronics, wearables, and smart home devices. Designed with efficiency in mind, the CXM provides high-quality graphics at a reduced power footprint, benefiting a wide array of connected applications. The CXM GPUs are versatile, supporting advanced features such as AR/VR enhancements and high-definition video processing. Their design ensures that compact devices can deliver intensive graphical outputs without sacrificing battery life, making them perfect for mobile and embedded solutions. With support for standard graphic APIs and rich visual experiences, the CXM series is a robust choice for developers aiming to balance performance with efficiency. Its architecture optimizes silicon utilization, providing cost-effective solutions for a variety of consumer electronics markets.
High-performance and versatile, the DVB-S Demodulator is designed to comply with DVB-S and DSNG satellite forward-link specifications. The core processes (A)PSK modulation schemes, suitable for both broadcast and interactive applications. This demodulator enhances signal clarity and integrity, enabling robust satellite communication operations. Its design is optimized for the demands of modern satellite broadcast environments, ensuring reliability and superior performance.
Built to support the advanced DVB-S2 and DVB-S2X satellite forward-link standards, the DVB-S2 Demodulator offers high-performance functionality for modern broadcasting needs. The core is designed to efficiently process (A)PSK signals, effectively enhancing the transmission quality of both broadcast and interactive services. It is integral to operations requiring compliance with sophisticated satellite communication protocols, helping deliver consistent, high-quality broadcast content.
The Nessum Communication IC represents an evolution in IoT communications, excelling in both wired and short-range wireless data transmission. It supports various cables like powerline, coaxial, and twisted pair, and performs efficiently in air and underwater environments. By bridging the IoT communication gap, Nessum enables seamless integration with existing infrastructure, enhancing both data transmission versatility and infrastructural compatibility.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!