All IPs > Wireless Communication > Digital Video Broadcast
The Digital Video Broadcast (DVB) semiconductor IP category comprises an array of IP cores specifically tailored to facilitate reliable and efficient video broadcasting over wireless communication networks. As the demand for high-quality video content continues to rise, the need for robust broadcasting solutions that can handle diverse environments and large audiences becomes crucial. Our collection includes IPs that cater to emerging and established digital broadcasting standards, ensuring versatility and compliance with international specifications.
These semiconductor IPs empower developers to integrate advanced video broadcast capabilities into their next-generation wireless communication products, such as set-top boxes, digital televisions, and mobile broadcasting devices. By leveraging state-of-the-art modulation and error correction techniques, our DVB semiconductor IP offerings streamline the delivery of high-definition and standard-definition video content over various frequencies and platforms. This inclusivity is crucial for manufacturers aiming to capture a broad market share across different regions and user bases.
Moreover, our DVB semiconductor IP solutions are designed with scalability and adaptability in mind. They enable easy integration into diverse broadcasting systems, supporting functionalities such as video encoding, multiplexing, and transmission over wireless channels. This adaptability not only shortens the development cycle but also ensures that the products remain future-proof, allowing manufacturers to deliver cutting-edge features to end-users without extensive redesigns.
Whether you are developing a niche video broadcasting application or a mainstream media distribution product, our Digital Video Broadcast semiconductor IPs provide the essential building blocks needed to ensure high performance, reliability, and compatibility. With a focus on innovation and efficiency, these IPs help you meet the stringent requirements of modern wireless broadcast environments, paving the way for the next wave of digital media consumption experiences.
BrainChip's Akida Neural Processor IP is a groundbreaking development in neuromorphic processing, designed to mimic the human brain in interpreting sensory inputs. By implementing an event-based architecture, it processes only the critical data at the point of acquisition, achieving unparalleled performance with significantly reduced power consumption. This architecture enables on-chip learning, reducing dependency on cloud processing, thus enhancing privacy and security.\n\nThe Akida Neural Processor IP supports incremental learning and high-speed inference across a vast range of applications, making it highly versatile. It is structured to handle data sparsity effectively, which cuts down on operations substantially, leading to considerable improvements in efficiency and responsiveness. The processor's scalability and compact design allow for wide deployment, from minimal-node setups for ultra-low power operations to more extensive configurations for handling complex tasks.\n\nImportantly, the Akida processor uses a fully customizable AI neural processor that leverages event-based processing and an on-chip mesh network for seamless communication. The technology also features support for hybrid quantized weights and provides robust tools for integration, including fully synthesizable RTL IP packages, hardware-based event processing, and on-chip learning capabilities.
The Akida 2nd Generation is an evolution of BrainChip's innovative neural processor technology. It builds upon its predecessor's strengths by delivering even greater efficiency and a broader range of applications. The processor maintains an event-based architecture that optimizes performance and power consumption, providing rapid response times suitable for edge AI applications that prioritize speed and privacy.\n\nThis next-generation processor enhances accuracy with support for 8-bit quantization, which allows for finer grained processing capabilities and more robust AI model implementations. Furthermore, it offers extensive scalability, supporting configurations from a few nodes for low-power needs to many nodes for handling more complex cognitive tasks. As with the previous version, its architecture is inherently cloud-independent, enabling inference and learning directly on the device.\n\nAkida 2nd Generation continues to push the boundaries of AI processing at the edge by offering enhanced processing capabilities, making it ideal for applications demanding high accuracy and efficiency, such as automotive safety systems, consumer electronics, and industrial monitoring.
The Polar ID Biometric Security System by Metalenz revolutionizes smartphone biometric security with its advanced imaging capabilities that capture the full polarization state of light. This system detects unique facial polarization signatures, enabling high-precision face authentication that even sophisticated 3D masks cannot deceive. Unlike traditional systems requiring multiple optical modules, Polar ID achieves secure recognition with a single image, ideal for secure digital payments and more. Operating efficiently across various lighting conditions, from bright daylight to complete darkness, Polar ID ensures robust security without compromising user convenience. By leveraging meta-optic technology, it offers a compact, cost-effective alternative to structured light solutions, suitable for widespread deployment across millions of mobile devices.
The Nerve IIoT Platform is a comprehensive solution for machine builders, offering cloud-managed edge computing capabilities. This innovative platform delivers high levels of openness, security, flexibility, and real-time data handling, enabling businesses to embark on their digital transformation journeys. Nerve's architecture allows for seamless integration with a variety of hardware devices, from basic gateways to advanced IPCs, ensuring scalability and operational efficiency across different industrial settings. Nerve facilitates the collection, processing, and analysis of machine data in real-time, which is crucial for optimizing production and enhancing operational efficiency. By providing robust remote management functionalities, businesses can efficiently handle device operations and application deployments from any location. This capacity to manage data flows between the factory floor and the cloud transitions enterprises into a new era of digital management, thereby minimizing costs and maximizing productivity. The platform also supports multiple cloud environments, empowering businesses to select their preferred cloud service while maintaining operational continuity. With its secure, IEC 62443-4-1 certified infrastructure, Nerve ensures that both data and applications remain protected from cyber threats. Its integration of open technologies, such as Docker and virtual machines, further facilitates rapid implementation and prototyping, enabling businesses to adapt swiftly to ever-changing demands.
The Hyperspectral Imaging System developed by Imec represents a significant advancement in the realm of imaging technology. This sophisticated system is capable of capturing and processing a wide spectrum of wavelengths simultaneously, making it ideal for detailed spectral analysis in both industrial and research applications. This imaging system is instrumental in providing accurate and high-resolution data that can be crucial in fields like agriculture, environmental monitoring, and medical diagnostics. Imec's Hyperspectral Imaging System is notable for its integration into small and efficient devices, enabling portable and flexible use in various scenarios. The system's design leverages cutting-edge nanoelectronics to ensure that it is both lightweight and highly functional, offering unparalleled performance on the go. Its ability to capture detailed spectral information expands its utility across multiple disciplines, making it a versatile tool for addressing complex analytical challenges. The unique technology behind this system is grounded in Imec's expertise in photonics and CMOS sensors, ensuring superior sensitivity and precision. This hyperspectral imaging technology is designed to provide real-time, reliable information with a high degree of accuracy, supporting applications that require detailed spectroscopic data, thus empowering industries to make more informed decisions.
The mmWave PLL is a robust phase-locked loop designed specifically for millimeter-wave frequencies. This advanced PLL offers low phase noise and supports high-frequency bands crucial for various wireless communication and radar applications. Its compact design and broad frequency coverage make it a versatile component for next-generation wireless and communication hardware, including IoT devices and high-speed data links.
ParkerVision's Direct-to-Data (D2D) Technology marks a transformative development in RF communication, significantly enhancing the performance of modern smartphones and wireless devices. This innovative technology replaces the century-old super-heterodyne downconverter with a new RF downconverter that operates efficiently within CMOS architectures. D2D allows RF receivers to connect more seamlessly across global bands while processing high data rates essential for today's media and communication needs. D2D RF receivers built on ParkerVision technology minimize power usage while delivering fast data speeds, substantially contributing to the functionality and efficiency of modern smartphones. These receivers are capable of handling a wide spectrum of data rates from streaming video to large data transfers, thanks to their high-performance design capable of managing a range of signal strengths from various distances with cellular towers. This patented technology plays a crucial role in the smartphone revolution, with its incorporation leading to smarter, faster devices. These developments are enabled by a precise downconversion mechanism that transforms high-frequency RF signals into data-efficient formats. The D2D technology reduces the traditional noise and signal loss, making it a cornerstone in the advancement of mobile and IoT device communication strategies.
The PCD03D Turbo Decoder is adept at handling multiple state decoding for standards such as DVB-RCS and IEEE 802.16 WiMAX. Its core design features an 8-state duobinary decoding structure, facilitating precise and quick signal deconstruction. Additionally, the optional inclusion of a 64-state Viterbi decoder enhances versatility and performance in various environments. This decoder is tailored for applications where agility and high data throughput are critical, making it an invaluable asset in wireless communication infrastructures. The decoder’s architecture supports expansive VHDL core integration, providing durable solutions across FPGA platforms.
The ntLDPC_DVBS2X IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_DVBS2X decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm or Layered Lambda-min Algorithm. Selecting between the two algorithms presents a decoding performance .vs. system resources utilization trade-off. The core is highly reconfigurable and fully compliant to the DVB-S2 and DVB-S2X standards. Two highly complex off-line preprocessing series of procedures are performed to optimize the DVB LDPC parity check matrices to enable efficient RTL implementation. The ntLDPC_DVBS2X encoder IP implements a 360-bit parallel systematic LDPC IRA encoder. An off-line profiling Matlab script processes the original IRA matrices and produces a set of constants that are associated with the matrix and hardcoded in the RTL encoder. Actual encoding is performed as a three part recursive computation process, where row sums, checksums of all produced rows column-wise and finally transposed parity bit sums are calculated. The ntLDPC_DVBS2X decoder IP implements a 360-bit parallel systematic LDPC layered decoder. Two separate off-line profiling Matlab series of scripts are used to (a) process the original IRA matrices and produce the layered matrices equivalents (b) resolve any possible conflicts produced by the layered transformation. The decoder IP permutes each block’s parity LLRs to become compatible with the layered decoding scheme and stores channel LLRs to processes them in layered format. Each layer corresponds to 360 expanded rows of the original LDPC matrix. Each layer element corresponds to the active 360x360 shifted identity submatrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit.
The DVB-S2-LDPC-BCH core is Wasiela's robust solution for digital video broadcasting, particularly geared towards satellite applications. It implements a sophisticated forward error correction system combining LDPC and BCH codes, enabling operations close to the theoretical limits of error-free communication. The system features an irregular parity check matrix and utilizes a layered decoding process accompanied by the minimum sum algorithm for soft decision decoding. The BCH aspect operates on specified finite fields, capable of correcting multiple error variations, making this core highly reliable for broadcasting environments.
Engineered to meet the rigorous demands of satellite communication, the DVB-Satellite Modulator is designed to perform exceptionally well within broadcast and interactive applications. Compliant with several satellite standards, including DVB-S, DSNG, DVB-S2, and DVB-S2X, this modulator provides a high-performance solution for forward-link satellite communications. The modulator supports various modulation schemes such as (A)PSK, enabling it to cater to a wide range of satellite broadcast standards and ensuring compatibility with different types of satellite transmissions. This flexibility makes it ideal for deployment in highly dynamic environments where different types of satellite links are in operation, from news gathering (DSNG) to regular broadcast services. Integrating this modulator into satellite systems boosts performance levels, allowing operators to maintain high-quality transmissions across extensive geographic scopes. Its sophisticated design offers reliable support for constant bit rate and variable bit rate configurations, ensuring smooth operation in both consumer and professional settings.
ntRSD core implements a time-domain Reed-Solomon decoding algorithm. The core is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSD core supports erasure decoding thus doubling its error correction capability. The core also supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
ParkerVision's Energy Sampling Technology has revolutionized the paradigm of RF signal processing with an inventive approach for frequency down-conversion. Traditionally dominated by super-heterodyne techniques, which used high L.O. power to achieve sensitivity and linearity, these were not suited for low-power CMOS applications as well as modern integrated transceivers. Energy Sampling Technology provides the highest sensitivity and dynamic range required for modern receivers while enhancing selectivity and interference rejection. By eliminating RF signal division between I and Q paths, ParkerVision's technology helps in reducing power consumption and improving demodulation accuracy. It offers a compact and cost-effective solution feasible with CMOS technologies, allowing for the development of multimode receivers compatible with advancing CMOS geometries and power levels. The benefits span various transmission standards like GSM, EDGE, CDMA, UMTS, and LTE, making it relevant for devices such as handsets and embedded modems. This technology fundamentally shifts RF signal processing by using matched-filter correlators, enhancing the overall performance capabilities of direct conversion receivers. The elimination of redundant components reduces silicon area, and improved dynamic range lessens the need for external filters. This technology paves the way for a wide array of innovative applications across contemporary wireless ecosystems, thereby facilitating rapid technological leaps in the communication field.
The HDR Core is engineered to deliver enhanced dynamic range image processing by amalgamating multiple exposures to preserve image details in both bright and dim environments. It has the ability to support 120dB HDR through the integration of sensors like IMX585 and OV10640, among others. This core applies motion compensation alongside detection algorithms to mitigate ghosting effects in HDR imaging. It operates by effectively combining staggered based, dual conversion gain, and split pixel HDR sensor techniques to achieve realistic image outputs with preserved local contrast. The core adapts through frame-based HDR processing even when used with non-HDR sensors, demonstrating flexibility across various imaging conditions. Tone mapping is utilized within the HDR Core to adjust the high dynamic range image to fit the display capabilities of devices, ensuring color accuracy and local contrast are maintained without introducing noise, even in low light conditions. This makes the core highly valuable in applications where image quality and accuracy are paramount.
ntRSE core implements the Reed Solomon encoding algorithm and is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSE core supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
The PCE04I Inmarsat Turbo Encoder is engineered to optimize data encoding standards within satellite communications. Leveraging advanced state management, it enhances data throughput by utilizing a 16-state encoding architecture. This sophisticated development enables efficient signal processing, pivotal for high-stakes communication workflows. Furthermore, the PCE04I is adaptable across multiple frameworks, catering to diverse industry requirements. Innovation is at the forefront with the option of integrating additional state Viterbi decoders, tailoring performance to specific needs and bolstering reliability in communications.
The ntDVBS2_FEC transmitter and receiver IPs, each instantiate an outer BCH and inner LDPC concatenated pair of encoders and decoders respectively. The Bose, Chaudhuri, and Hocquenghem (BCH) codes are the largest category of the powerful error-correction cyclic codes and belong to the block codes that are a generalization of the Hamming codes for multiple-error corrections. The Low Density Parity Check (LDPC) codes are powerful, capacity approaching channel codes and have exceptional error correction capabilities. The high degree of parallelism that they offer enables efficient, high throughput hardware architectures. The concatenation of these two error correction algorithms enable performance well close to the Shannon limit. The ntBCH_DVBS2 encoder performs BCH encoding to payload frames by appending calculated parity bits at the end of each frame. The ntBCH_DVBS2 decoder finds the error locations within a received frame, tries to correct them and indicates a successful or failed decoding procedure. The ntLDPC_DVBS2 IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_DVBS2 encoder IP implements a 360-bit parallel systematic LDPC IRA encoder. An off-line profiling Matlab script processes the original IRA matrices and produces a set of constants, associated with the matrix and hardcoded in the RTL encoder. Encoding is performed as a three part recursive computation process, where row sums, checksums of all rows column-wise and parity bit sums are calculated. The ntLDPC_DVBS2 decoder IP implements an approximation of the log-domain LDPC iterative decoding algorithm (Belief propagation), known as Layered Lambda-min2 Algorithm. The core is highly reconfigurable in terms of area, throughput and error correction performance trade-offs and is fully compliant to the DVB-S2 standard. Two highly complex off-line preprocessing series of procedures are performed to optimize the DVB LDPC parity check matrices to enable efficient RTL implementation. The ntLDPC_DVBS2 decoder IP implements a 360-LLR parallel systematic LDPC layered decoder. Two separate off-line profiling Matlab series of scripts are used to (a) process the original IRA matrices and produce the layered matrices equivalents (b) resolve any possible conflicts produced by the layered transformation. Each layer corresponds to 360 expanded rows of the original LDPC matrix. Each layer element corresponds to the active 360x360 shifted identity sub-matrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder also IP features two powerful optional early termination (ET) criteria (convergence and parity check), to maintain practically the same error correction performance, while significantly increasing its throughput rate. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control hand-shaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI.
ntRSC_IESS core is a highly integrated solution implementing a time-domain Reed-Solomon Forward Error Correction algorithm. The core supports several programming features including codeword size, error threshold, number of parity bytes, reverse or forward order of the output, mode of operation (encode, decode or pass-through), shortened code support, erasures or error only decoding. Very low latency, high speed, simple interfacing and programmability make this core ideal for many applications including Intelsat IESS-308, DTV, DBS, ADSL, Satellite Communications, High performance modems and networks.
Tower Semiconductor's RF-SOI and RF-CMOS platforms are crafted for the augmentation and efficiency of wireless communication systems. These platforms are pivotal in creating devices that require minimal power consumption while maximizing bandwidth and coverage. By integrating Silicon On Insulator (SOI) technology with conventional CMOS processes, these platforms ensure high performance in a spectrum of RF applications. The RF-SOI technology offers outstanding linearity and minimal signal loss, essential for advanced wireless communication systems, including 5G networks and IoT devices. Pairing this with RF-CMOS facilitates the production of integrated transceivers and other RF modules that demand precise control and low phase noise. Additionally, these platforms enable breakthrough advances in mmWave communications, positioning Tower Semiconductor as a key player in next-generation wireless technologies. Clients in various sectors, from telecommunications to consumer electronics, benefit from their customized designs to optimize wireless system architecture and performance.
The DVB-S2 Modulator is a pivotal component for satellite communication systems needing reliable broadcast and interactive functionality. It meets the standards of DVB-S2 and DVB-S2X satellite forward-link specifications, making it a highly adaptable solution for a variety of satellite transmission requirements. This modulator exhibits superior performance by supporting numerous modulation schemes, including (A)PSK, that align with the DVB-S2 guidelines for effective bandwidth use and transmission reliability. Whether for professional broadcasters or direct-to-home satellite services, the modulator can handle the demands of constant data throughput and varying environments with ease. By deploying this modulator, operators benefit from improved data capacity and transmission efficiency over satellites, facilitating enhanced service offerings for both broadcasters and consumers alike. It represents a robust solution, integrating smoothly with satellite transmission systems that require advanced, reliable, and highly efficient modulation standards.
The DVB-CID Modulator is precisely engineered to meet the ETSI DVB-CID carrier identification standard (EN103129). It is a blend of advanced channel coding and modulation technology, ensuring the integrity and traceability of satellite uplinks. This modulator is critical for service providers needing to enhance communication reliability and security in today’s expanding satellite telemetry ecosystems. By integrating this modulator, network operators can take advantage of secure and efficient communication between local satellite uplinks and remote tracking, telemetry, and control operations. Its built-in capabilities offer robust carrier identification features, allowing for reliable satellite asset management across diverse applications, from commercial broadcasting to emergency communication services. Through the DVB-CID Modulator, operators can achieve improved control over satellite transmission paths and system compatibility, helping to mitigate interference issues in crowded satellite frequencies. This makes it indispensable in maintaining broadcast quality while ensuring compliance with regulatory requirements on signal identification and traceability.
Designed as an embedded USB2 repeater, the CT20603 facilitates seamless communication between advanced SoCs and USB2.0 compliant hosts. It supports varied roles including Host, Peripheral, and Dual Role Repeater, thus enhancing connection flexibility. Its architecture tackles voltage compatibility challenges, offering a strategic solution for modern semiconductor nodes while maintaining operational coherence across diverse devices. Ideal for complex environments such as modern consumer electronics and IoT devices.
The DVB-S2 LDPC-BCH block is a powerful FEC (Forward Error Correction) subsystem for Digital Video Broadcasting via Satellite. In Digital video broadcasting for digital transmission for satellite applications, a powerful FEC sub-system is needed. FEC is based on LDPC (Low-Density Parity Check) codes concatenated with BCH (Bose Chaudhuri Hocquenghem) codes, allowing Quasi Error Free operation close to the Shannon limit.
The IMG CXM is a compact and efficient GPU designed to deliver high-quality graphics in space-constrained devices. Standout features include support for HDR user interfaces, providing vibrant and immersive visual experiences even in smaller form factors. This makes it an ideal solution for integrating high-end graphics capabilities into wearables, smart home devices, and other consumer electronics. CXM's architecture supports advanced features such as gesture recognition, providing a more interactive user experience. Its small silicon footprint leaves room for additional AI hardware, enhancing the device’s ability to perform complex functions while keeping power consumption manageable. This GPU is engineered to respond smoothly to user interactions, making it perfect for fast-paced consumer electronics demands. Equipped with functionalities to manage bandwidth efficiently, the CXM GPU is built to deliver efficient graphical processing with enhanced performance, even in devices where space and power availability are restricted. Tailored for the evolving needs of modern devices, it supports the latest API standards, ensuring that it remains relevant and high-performing within diverse technological landscapes.
Meet our high-performance Low SWaP SDR optimized for AI & ML at the RF edge. Optimized for small form factor applications with challenging SWaP-C requirements and superior integration capabilities, it is ideal for applications like UsX payloads.
The DVB-S Demodulator is designed to support satellite communications, offering high-performance demodulation for DVB-S and DSNG signals. This core ensures compliance with industry standards and reliably handles satellite forward-link specifications, making it suitable for both broadcast and interactive applications. The demodulator effectively decodes QPSK, 8-PSK, and 16-QAM modulation formats, ensuring broad compatibility with existing and emerging satellite services. It is essential for satellite operators who require precise and reliable signal processing capabilities in their transmission infrastructure. Operators leveraging this technology can expect significant improvements in data integrity and transmission efficiency. It's a strategic choice for maintaining high-quality transmissions across satellite networks, providing robust support for diverse communication needs from news broadcasting to consumer satellite television.
The 5G ORAN Base Station IP is designed to revolutionize the mobile networking industry by significantly increasing wireless data capacity and offering new opportunities for various wireless applications. As 5G technology advances, this IP enables enhanced connectivity, supporting the massive throughput requirements necessitated by the increasing demand for high-speed internet and data transfer. It supports interoperability with current and future network infrastructures, ensuring a seamless transition to next-generation technologies. This IP integrates advanced antenna technologies to support multiple input, multiple output (MIMO) systems, thus contributing to improved spectral efficiency. The 5G ORAN Base Station is optimized for assorted use cases, from urban high-density environments to rural locales, facilitating expansive mobile coverage while meeting the rigorous demands of modern telecommunication standards. As a result, it functions effectively across varied geographical and operational conditions. The implementation of this IP within telecommunications infrastructure promises reduced latency and increased reliability of wireless communications, paving the way for innovative applications in smart cities, autonomous vehicles, and real-time video streaming. Overall, the 5G ORAN Base Station IP serves as a comprehensive solution for building scalable and future-proof mobile networks.
The IMG B-Series GPU represents Imagination’s most advanced line of multi-core GPU technology designed to span a wide range of applications, from high-end mobile devices to automotive systems and data centers. Featuring a robust multi-core architecture, it offers scalability and flexibility, making it perfectly suited for performing complex computation and rendering tasks across diverse platforms. B-Series GPUs encompass over twenty configurations, enabling manufacturers to tailor and optimize solutions based on specific performance, area, and power targets. This adaptability allows integration into consumer technology such as DTVs and smart home solutions, as well as sophisticated automotive display systems that require ISO 26262 certification for safety. With performance capabilities reaching 6 TFLOPS, the B-Series targets advanced graphics applications, offering features such as volumetric lighting and physically-based shading. These innovations ensure that high-demand environments like data centers and cloud gaming solutions can operate with minimal energy footprints, delivering premier graphical experiences without compromising on efficiency.
The Cey Series Network Traffic Analyzer is crafted to deliver deep insights into network performance, providing enterprises with critical data for optimizing their infrastructure. By focusing on visibility and control, this analyzer helps identify performance bottlenecks and offers actionable insights derived from real-time traffic analytics. Equipped with innovative features like deep packet inspection (DPI) and rate controlling, the Network Traffic Analyzer makes it easy to manage network traffic efficiently, ensuring bandwidth is used effectively to maximize operational performance. The product's design allows for seamless integration into existing network setups, providing robust solutions without the need for complex overhauls. Users can rely on the Network Traffic Analyzer to predict possible performance issues, enabling proactive planning of network upgrades and maintenance. Its ability to deliver fine-tuned control over network traffic ensures that customer experience is optimized by minimizing disruptions, reducing congestion, and maintaining high-quality service for end-users.
The DVB-S2 Demodulator is engineered to align with the DVB-S2 and DVB-S2X satellite forward-link specifications, providing a high-performance demodulation solution for broadcast and interactive satellite services. This core is adept at handling (A)PSK modulations and is specifically configured to enhance the efficiency and reliability of satellite communications. By meeting rigorous industry standards, the demodulator ensures precise and consistent delivery of satellite transmission signals across a range of channels. Its integration supports advanced satellite operational modes such as CCM, VCM, and ACM, catering to various broadcast and interactive service requirements. Through this demodulator, operators can achieve optimal use of satellite bandwidth and ensure robust signal integrity across their networks. Its deployment promises heightened data throughput, making it invaluable for both direct-to-home (DTH) services and large-scale broadcast operations.
The TM7606/7 Series FHD Low Latency IP Transmission System is poised for providing efficient full HD video transmission with minimal latency, serving the needs of modern broadcasting and media transmission tasks. This system supports dual-channel video feeds, enhancing both versatility and functionality for professionals in the field. Incorporating advanced visibility enhancement and Secure Reliable Transport (SRT) functions, this system ensures that high-resolution video streams are transmitted with consistency and reliability. It's particularly suited for scenarios demanding robust data transmission solutions, such as live sports or event coverage, where real-time video delivery is essential. Compact and integrated for easy deployment, the TM7606/7 series aligns with the demands of today's dynamic broadcasting environment, ensuring users benefit from a seamless streaming experience with reduced latency and heightened clarity.
Creonic presents an advanced suite of Demodulation IP cores, expertly crafted to address the demands of modern communication systems. These cores include support for various standards like DVB-S2X and CCSDS, thus ensuring compatibility across a wide array of applications. Demodulators transform received channel symbols into data streams, crucial for accurate signal interpretation in both satellite and terrestrial networks. The lineup features highly efficient designs, including DVB-S2X Wideband Demodulators that facilitate high-speed data transmission and reception, integral for satellite broadcasting and radio transceivers. These demodulators optimize the signal reception process, paving the way for enhanced performance and reduced noise interference. Creonic's demodulation technology is crafted to seamlessly integrate into existing infrastructures, ensuring that systems operate at peak performance. Whether for use in cutting-edge broadcast systems or reliable communication links, these cores offer unmatched performance and scalability, tailored to meet the rigorous demands of the telecommunications industry.
VocalFusion is a range of advanced voice interfaces designed for seamless voice control integration in devices. With a focus on delivering high-performance voice capture even in challenging environments, VocalFusion leverages sophisticated DSP and acoustic signal processing technologies. Equipped with multiple microphone architectures and beamforming capabilities, VocalFusion enables clear voice recognition over long distances, making it an optimal choice for consumer electronics and smart home applications. Its interface versatility supports connections via USB or I2S, optimizing it for numerous uses.
The Viterbi Decoder offered by IPCoreWorx is a highly parameterized core that provides optimal decoding for various communication standards such as WLAN (802.11a/g, 802.16) and DVB. Designed for high-speed operation, this core is crucial for mitigating errors in digital data streams, where it applies convolutional decoding techniques to correct error-prone transmissions. Its optimization for speed and accuracy makes it indispensable for systems demanding reliable and fast data throughput.
The OSCONIQ P 3737 family is a series of high-power LEDs designed specifically for horticultural applications to optimize plant growth. These LEDs leverage ams OSRAM’s latest chip technology to deliver outstanding performance, offering up to five different colors to cater to horticulture lighting needs. This includes Hyper Red, Red, Deep Blue, Far Red, and Horti White, enabling both narrow and full-spectrum solutions ideal for greenhouses and vertical farms. With superior robustness and a long lifespan, the OSCONIQ P 3737 ensures efficient energy use and optimal light output to promote healthy plant growth and maximize harvests.
This receiver uniquely processes both GNSS and TV signals, enabling multi-frequency functionality to enhance user experience in navigation and broadcast scenarios. Its advanced design allows for simultaneous operation in different spectrums, supporting diverse applications. The receiver's capacity to synchronize multiple signal types improves positioning accuracy and TV signal reception quality.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!