All IPs > Security IP > Platform Security
In today's digital world, the importance of platform security cannot be overstated. Platform security semiconductor IPs are essential for protecting electronic systems from an increasing array of threats. These IPs play a critical role in ensuring that systems remain secure by safeguarding data, communications, and applications from unauthorized access or malicious attacks.
Platform security IPs include a variety of solutions such as encryption engines, secure boot mechanisms, and trusted execution environments. These technologies work in harmony to validate the authenticity of hardware and software components, providing a comprehensive security framework for electronic devices. By integrating these security measures at a fundamental level, semiconductor IPs ensure that systems are resilient to tampering and meet stringent security standards.
The applications of platform security semiconductor IPs span across a multitude of industries. From consumer electronics like smartphones and smart home devices to critical infrastructure systems and automotive applications, robust security is imperative. These IPs are designed to address the security needs of both edge devices and cloud-based platforms, preserving the integrity and confidentiality of sensitive data as it is processed and transmitted.
In our Silicon Hub, you will find a diverse array of platform security semiconductor IPs tailored to meet varied security requirements. Whether you're looking to protect consumer devices or safeguard enterprise data centers, our cutting-edge IP solutions provide the reliability and flexibility needed to counteract evolving security threats. Explore our category to enhance your products with state-of-the-art security technologies.
Akida Neural Processor IP is a groundbreaking component offering a self-contained AI processing solution capable of locally executing AI/ML workloads without reliance on external systems. This IP's configurability allows it to be tailored to various applications, emphasizing space-efficient and power-conscious designs. Supporting both convolutional and fully-connected layers, along with multiple quantization formats, it addresses the data movement challenge inherent in AI, significantly curtailing power usage while maintaining high throughput rates. Akida is designed for deployment scalability, supporting as little as two nodes up to extensive networks where complex models can thrive.
Overview: The Secure Enclave IPs are Common Criteria (CC) EAL5+PP0084/PP0117 and EAL5+PP0117 certification-ready Secure Enclaves, respectively. They are available as hard macros for seamless integration into SoCs. These Secure Enclave IPs provide the highest level of security for an SoC, incorporating patented design techniques and countermeasures against side-channel and perturbation attacks to ensure robust security while minimizing power consumption. Key Features: Cryptographic Hardware Accelerators: Efficiently support standard cryptography and security operations to increase throughput while adhering to power constraints and security requirements. BootROM and Secondary Boot Loader: Manage the certified life cycle of the Secure Enclave, enforcing and assuring security from manufacturing to deployment. Proprietary IP: Based on proprietary IP that is free of 3rd party rights and royalties. Benefits: The Secure Enclave IPs offer robust security measures, efficient cryptographic support, and secure life cycle management, making them ideal for applications that require the highest levels of security and reliability. Applications: The Secure Enclave IP is versatile and suitable for a wide range of applications, including but not limited to: Secured and Certified iSIM & iUICC EMVco Payment Hardware Cryptocurrency Wallets FIDO2 Web Authentication V2X HSM Protocols Smart Car Access Secured Boot Secure OTA Firmware Updates Secure Debug Any design requiring a Secure Enclave, Secure Element, or Hardware Root of Trust protected against side-channel and perturbation fault attacks. Compliance and Support: The Secure Enclave is compliant with and ready for CC EAL5+ and EMVCo certification. It is delivered with an SDK and pre-certified CryptoLibrary and secure Boot Loader for seamless integration and enhanced security.
Focused on the advancement of autonomous mobility, KPIT's ADAS and Autonomous Driving solutions aim to address the multifaceted challenges that come with higher levels of vehicle autonomy. Safety remains the top priority, necessitating comprehensive testing and robust security protocols to ensure consumer trust. Current development practices often miss crucial corner cases by concentrating largely on standard conditions. KPIT tackles these issues through a holistic, multi-layered approach. Their solutions integrate state-of-the-art AI-driven decision-making systems that extend beyond basic perception, enhancing system reliability and intelligence. They've established robust simulation environments to ensure feature development covers all conceivable driving scenarios, contributing to the broader adoption of Level 3 and up autonomous systems. The company also offers extensive validation frameworks combining various testing methodologies to continually refine and prove their systems. This ensures each autonomous feature is thoroughly vetted before deployment, firmly positioning KPIT as a trusted partner for automakers aiming to bring safe, reliable, and highly autonomous vehicles to market.
BrainChip's Akida IP is an innovative neuromorphic processor that emulates the human brain's functionalities to analyze essential sensor inputs at the acquisition point. By maintaining AI/ML processes on-chip, Akida IP minimizes cloud dependency, reducing latency and enhancing data privacy. The scalable architecture supports up to 256 nodes interconnected over a mesh network, each node equipped with configurable Neural Network Layer Engines (NPEs). This event-based processor leverages data sparsity to decrease operational requirements significantly, which in turn improves performance and energy efficiency. With robust customization and the ability to perform on-chip learning, Akida IP adeptly supports a wide range of edge AI applications while maintaining a small silicon footprint.
PUFrt stands as a bastion of semiconductor security, serving as a Hardware Root of Trust (HRoT) with unparalleled credibility. Its architecture is designed to generate and store hardware root keys securely within the chip, utilizing Physically Unclonable Functions (PUF) and a true random number generator (TRNG). These features ensure that cryptographic operations are fortified with a unique and unclonable identity, mitigating risks of physical tampering and creating a robust defense against reverse engineering.<br><br>Integral to its design is the secure OTP (One-Time Programmable) memory, which stores sensitive keys and data, adding a layer of protection that has been validated through rigorous security certifications. The PUFrt's anti-tamper technology guards against unauthorized access, ensuring the integrity of both hardware and software environments. Moreover, its design facilitates easy integration with various system architectures, expanding its applications beyond traditional security implementations.<br><br>Applications of PUFrt span from IoT devices to sophisticated computing systems, where its role as a secure entry point into connected ecosystems is crucial. By embedding a secure foundation, PUFrt not only strengthens semiconductor reliability but also enhances performance efficiency. This holistic approach to security makes it a linchpin in modern semiconductor design, supporting each stage of the device lifecycle with comprehensive, hardware-anchored security protocols.
The Platform-Level Interrupt Controller (PLIC) from Roa Logic is a highly adaptable interrupt management system, crafted in accordance with the RISC-V Privileged v1.10 specification. This core seamlessly integrates with AHB-Lite, supporting a wide range of interrupt sources and targets. It provides a robust foundation for managing complex interrupt architectures, essential in modern embedded systems. The PLIC core is meticulously designed for configurability, offering custom parameters for address and data widths, as well as the capacity to set unique priority levels per interrupt source. It includes features like programmable priority thresholds and an interrupt pending queue, allowing for tailored performance to meet the specific needs of an application. This controller ensures efficient handling of interrupt masking using a priority threshold system, further enabling sophisticated event management in multi-tasking environments. With comprehensive documentation and source code available through Roa Logic's GitHub, the PLIC is an accessible solution for developers looking to integrate reliable interrupt control in their RISC-V based systems.
Secure OTP offers a groundbreaking approach to data protection in semiconductor chips, employing an anti-fuse OTP memory to safeguard sensitive information. By combining hardware macros with digital RTL, it meticulously protects data at rest, in transit, or in use, making it a cornerstone of modern chip design. Its architecture supports various integrations across IC applications, providing robust and adaptable security solutions tailored for diverse markets.<br><br>This technology elevates the standard OTP solutions by incorporating advanced hardware encryption mechanisms and tamperproof designs. Secure OTP's seamless integration into multiple systems underscores its versatility, catering to demands across sectors such as automotive, industrial, and consumer electronics. Users benefit from secure key management and enhanced data integrity, mitigating the potential risks of traditional storage vulnerabilities.<br><br>The design philosophy behind Secure OTP centers on preventing data leakage, particularly for IoT devices that are prone to attacks. As devices face the growing menace of cyber threats, Secure OTP scales to meet these challenges head-on, providing fortified data storage solutions that are resistant to physical attacks and environmental variations. With the rising importance of secure encrypted storage, Secure OTP's role is vital in maintaining the integrity and confidentiality of critical chip information.
The HDCP Encryption-Decryption Engine developed by Trilinear Technologies is designed to protect digital audio and video content from unauthorized access during transmission. It aligns with the HDCP 2.2 standard, ensuring that all data exchanged between a display source and receiver remains secure and resistant to interception. This solution is vital for industries where content protection is paramount, such as in premium consumer electronics, professional audiovisual setups, and sensitive government or military communication channels. This engine supports the authentication protocols necessary for protected transactions over DisplayPort interfaces, using sophisticated AUX channels to seal data transfer securely. It is engineered to reduce the processing load by offloading encryption tasks from the system processor, thereby enhancing the overall system performance while maintaining robust security. Capable of integrating into a range of devices from set-top boxes to large multimedia systems, the HDCP Encryption-Decryption Engine offers developers a trustworthy method to shield content from piracy and unauthorized dissemination. Its implementation ensures that content providers can operate freely with the assurance that their digital rights are upheld across all endpoints.
The eSi-Crypto suite offers a comprehensive set of encryption and authentication solutions, optimized for ASIC and FPGA applications with low resource demands and high throughput. It features essential components such as a True Random Number Generator (TRNG), compliant with NIST 800-22, available as a hard macro. The IP includes a variety of encryption algorithms including CRYSTALS Kyber, CRYSTALS Dilithium, ECC/ECDSA, RSA, AES, and SHA1-SHA3. These algorithms are designed for robust security and can be integrated as standalone cores or with AMBA APB/AHB or AXI bus interfaces, serving diverse applications like secure communications and financial transactions.
aiWare stands out as a premier hardware IP for high-performance neural processing, tailored for complex automotive AI applications. By offering exceptional efficiency and scalability, aiWare empowers automotive systems to harness the full power of neural networks across a wide variety of functions, from Advanced Driver Assistance Systems (ADAS) to fully autonomous driving platforms. It boasts an innovative architecture optimized for both performance and energy efficiency, making it capable of handling the rigorous demands of next-generation AI workloads. The aiWare hardware features an NPU designed to achieve up to 256 Effective Tera Operations Per Second (TOPS), delivering high performance at significantly lower power. This is made possible through a thoughtfully engineered dataflow and memory architecture that minimizes the need for external memory bandwidth, thus enhancing processing speed and reducing energy consumption. The design ensures that aiWare can operate efficiently across a broad range of conditions, maintaining its edge in both small and large-scale applications. A key advantage of aiWare is its compatibility with aiMotive's aiDrive software, facilitating seamless integration and optimizing neural network configurations for automotive production environments. aiWare's development emphasizes strong support for AI algorithms, ensuring robust performance in diverse applications, from edge processing in sensor nodes to high central computational capacity. This makes aiWare a critical component in deploying advanced, scalable automotive AI solutions, designed specifically to meet the safety and performance standards required in modern vehicles.
ZIA Stereo Vision by Digital Media Professionals Inc. revolutionizes three-dimensional image processing by delivering exceptional accuracy and performance. This stereo vision technology is particularly designed for use in autonomous systems and advanced robotics, where precise spatial understanding is crucial. It incorporates deep learning algorithms to provide robust 3D mapping and object recognition capabilities. The IP facilitates extensive depth perception and analyzed spatial data for applications in areas like automated surveillance and navigation. Its ability to create detailed 3D maps of environments assists machines in interpreting and interacting with their surroundings effectively. By applying sophisticated AI algorithms, it enhances the ability of devices to make intelligent decisions based on rich visual data inputs. Integration into existing systems is simplified due to its compatibility with a variety of platforms and configurations. By enabling seamless deployment in sectors demanding high reliability and accuracy, ZIA Stereo Vision stands as a core component in the ongoing evolution towards more autonomous and smart digital environments.
The Flash Protection Series by PUFsecurity revolutionizes the way sensitive data is protected on semiconductor devices by extending the reach of the Hardware Root of Trust to flash memory. This series of IP solutions provides comprehensive protection for a range of memory types including embedded, NAND, and NOR flash solutions. It incorporates PUF-based technology to ensure secure encryption and decryption processes, crucial in safeguarding data integrity at every stage.<br><br>Each module within the Flash Protection Series serves a unique function; PUFef secures embedded flash by using a lite crypto engine, while PUFenc and PUFxip extend this protection to external NAND and NOR flash systems. These modules are designed to avert unauthorized access and leakage of critical data, making them essential components in securing the software and hardware ecosystems of SoCs.<br><br>These solutions allow chip manufacturers to implement robust fingerprinting mechanisms, enhancing the overall security capabilities of semiconductor devices. By facilitating execution-in-place and real-time decryption for flash memory, the Flash Protection Series empowers engineers with the tools needed to create advanced, secure semiconductor products. This provides manufacturers with the confidence that their products are protected against an array of cyber threats.
The Aeonic Integrated Droop Response System sets a new standard for droop management in sophisticated integrated circuits. With its innovative dual-focus on droop detection and mitigation coupled with fine-tuned DVFS capability, this turnkey solution ensures efficient power management for SoCs. The system's fast response time, extensive observability features, and configurability make it a critical component in silicon health management, easily integrating with leading analytic frameworks.
Securyzr iSSP is a versatile platform that aims to provide a comprehensive security lifecycle management solution. This embedded security service platform ensures that devices are protected from the chip level throughout their lifecycle. It features security operations like secure boot, firmware updates, and intrusion detection, all managed from the cloud, enabling secure deployment and management across fleets of devices. Its design caters to complex security challenges by offering a scalable, end-to-end solution for managing device security without manual intervention, known as zero-touch security services. The Securyzr iSSP is optimized to handle critical operations securely across different hardware and software environments, ensuring integrity and confidentiality.
This core focuses on providing robust encryption standards, ensuring data protection and secure communications in various applications. Built with enhanced fault resilience, it aims to ensure data integrity even when faced with logic errors. The AES Core is designed to handle complex industrial and consumer encryption needs efficiently.
D2D® Technology, also known as Direct-to-Data, revolutionizes RF communication by bypassing traditional methods for a more integrated solution. By converting RF signals directly to baseband data and vice versa, it optimizes the efficiency and performance of RF conversion processes. This technology excels in simplifying the transmission and reception of signals across numerous wireless applications, including mobile telephony, Wi-Fi, and Internet of Things (IoT). Protected by an extensive suite of global patents, ParkerVision's D2D® facilitates high-performance RF-to-IF conversion, minimizing power consumption and maximizing data throughput. With increasing demands for 4G and forthcoming 5G applications, D2D® stands out for providing robust solutions in managing high data rates and sustaining powerful signal integrity over wide frequency bands. This direct conversion method enables more compact, cost-effective RF environments, crucial for minimizing device size and power use. ParkerVision's D2D® Technology has significantly contributed to the evolution of wireless communication by making RF receivers far more efficient and effective. By enabling devices to process vast amounts of data rapidly and reliably, this innovation continues to shape the functionality and design of modern wireless devices, driving further technological advancements in RF integrated circuits and system-on-chip solutions.
The WiseEye2 AI solution by Himax represents a significant leap forward in AI-enhanced sensing for smart devices. Designed for low-power operation, this solution integrates a specialized CMOS image sensor with the HX6538 microcontroller to deliver high-performance AI capabilities with minimal energy consumption. This makes it ideal for battery-powered devices that require continual operation, facilitating a new generation of always-on AI solutions without the typical drain on battery life. Thanks to its ARM-based Cortex M55 CPU and Ethos U55 NPU, WiseEye2 offers robust processing while maintaining a compact profile. Its multi-layer power management architecture not only maximizes energy efficiency but also supports the latest advancements in AI processing, allowing for faster and more accurate inference. Additionally, its industrial-grade security features ensure that data remains protected, catering particularly well to applications in personal computing devices. By enhancing capabilities such as user presence detection and improving facial recognition functionalities, WiseEye2 helps devices intelligently interact with users over various scenarios, whether in smart home setups, security domains, or personal electronics. This blend of smart functionality with energy conscientiousness reflects Himax's commitment to innovating sustainable technology solutions.
The Securyzr Key Management System is designed to handle complex cryptographic key management centrally, ensuring secure generation, distribution, and storage of keys. This system is integral for maintaining the security of cryptographic protocols which form the backbone of secure communications and digital identity verifications. Featuring flexible and scalable key management strategies, this product is essential for industries with stringent data protection requirements such as banking, telecommunications, and cloud services. It is engineered to seamlessly integrate with a variety of IT infrastructures, offering powerful protective measures against unauthorized access and enhancing the overall security posture of an organization.
FIPS 140-3 CAVP-compliant, compact PQC hardware acceleration for subsystems PQPlatform-CoPro combines hash-based and lattice-based post-quantum cryptography that can be added to an existing security subsystem. It can be optimized for minimum area, maintaining high-performance, and is designed to be run by an existing CPU using PQShield-supplied firmware, meaning it involves low integration effort and flexible configurations to support a wide variety of use cases, including quantum-safe secure boot. Solutions are available for hardware acceleration of SHA-3, SHAKE, ML-KEM, ML-DSA, alongside traditional cryptography. In addition, PQPlatform-CoPro can be configured with side-channel protection. PQPlatform-CoPro is covered by multiple PQShield implementation patents.
The RISC-V CPU IP NS Class, by Nuclei System Technology, is designed to focus on security-centric applications. It is ideal for fintech payments, IoT security, and other sectors where information security is of utmost importance. Built with a RISC-V foundation, this IP emphasizes modularity, allowing specialized configurations to meet specific security standards and requirements. With functionality geared towards comprehensive information security solutions, the NS Class provides support for Trusted Execution Environments (TEE) and additional physical security packages. It is tailored to satisfy stringent safety regulations, making it an apt choice for addressing vulnerabilities in high-stakes technological settings. This IP stands out due to its support for cutting-edge security protocols and adherence to top-tier safety standards such as ASIL-B and ASIL-D functional safety packages. Partners utilizing the NS Class can expect highly reliable, secure, and compliant solutions that maintain integrity and confidentiality across various application domains.
VeriSyno's Digital Systems and Security Solutions deliver high-performance digital IPs that are crucial in modern electronic design, catering specifically to the growing demand for secure and efficient systems. These solutions encapsulate years of expertise in digital design, offering vital IP cores necessary for building cutting-edge technology products. This suite aims at enhancing security protocols through its innovative designs, providing assurance in data protection and system integrity. Whether used for consumer electronics, industrial applications, or any sensitive data-driven operations, these solutions provide peace of mind and reliability. The company ensures these digital solutions remain adaptable to various architectures, highlighting their commitment to flexibility and client-focused innovation. With ongoing support and extensive customization options, the Digital Systems and Security Solutions offer a resilient foundation for any high-stakes technology ecosystems.
Tower Semiconductor's CMOS Image Sensor technology offers unmatched pixel design flexibility ideal for cutting-edge imaging applications. This advanced technology meets the high demands of various markets including medical imaging and professional photography, ensuring precision and reliability. It supports complex imaging tasks well-suited for high-definition and real-time image processing needs.\n\nRenowned for its best-in-class performance, this CMOS technology powers a wide range of imaging devices, from compact sensors to elaborate imaging systems demanding high fidelity. Its adaptability allows for customization to fit specific device requirements, offering unparalleled imaging capabilities for both consumer-grade and professional devices.\n\nWith emphasis on quality and efficiency, Tower Semiconductor leverages its advanced manufacturing processes to consistently produce high-performance image sensors. Their technology encompasses sophisticated pixel architectures and backend processes to ensure excellent imaging results across a spectrum of applications, reflecting their superior stand in the field of semiconductor manufacturing.
Secure-IC's Post-Quantum Cryptography solutions are at the forefront of preparing for a future where quantum computing could challenge traditional cryptographic methods. These solutions ensure data and communications remain secure against the potential power of quantum decryption techniques. As this technology is expected to revolutionize cryptography, Secure-IC's post-quantum solutions involve new algorithms that are unlikely to be broken even by quantum computers. This proactive approach serves to safeguard data integrity in anticipation of technological shifts, providing long-term security solutions for industries like finance, healthcare, and defense, where data security is paramount. The post-quantum cryptography IPs are crafted to be highly integrative, compatible with existing systems while paving the way for new cryptographic standards in a quantum-ready future.
FIPS 140-3 CAVP compliant ultra-fast, compact, and power efficient secure hash acceleration PQPlatform-Hash is a power side-channel accelerator, supporting a wide range of Hash-Based Signature Schemes (HBSS). PQPlatform-Hash deploys tried-and-tested HBSS including quantum-safe LMS and XMSS (not hybrid). It provides acceleration of HBSS in embedded devices, especially where high throughput is required, or resource constraints necessitate minimal additional area. For example, PQPlatform-Hash is a solution for secure first-stage boot loading with hash-based signature schemes. HBSS offer different trade-offs of memory/area to lattice-based schemes, and as a result, PQPlatform-Hash is ideally suited for smaller key sizes, larger signature sizes, and processing times for key generation, signature generation and verification.
The Integrated Secure Element (iSE) by Secure-IC acts as a root of trust for Systems-On-Chip (SoC), safeguarding the main system processor via advanced security measures such as secure boot processes, anti-tampering mechanisms, and key isolation protocols. Embedded within SoCs, iSE offers a fortified layer of protection that significantly exceeds traditional executing environments by isolating functions and ensuring robust defense against diverse cyber threats. Suitable for a wide range of applications from IoT devices to automotive systems, the iSE delivers top-tier security features that include updates without downtime, extensive cryptographic operations, and real-time monitoring to pre-emptively block any intrusion attempts. This secure element empowers systems with the ability for self-defense against both physical and digital attacks, making it an essential element of next-generation cybersecurity frameworks.
NeoPUF leverages the concept of Physically Unclonable Functions (PUFs) to establish a robust hardware security foundation. It exploits the natural variance in silicon manufacturing to generate a unique fingerprint for each device, serving as an unforgeable 'silicon biometrics' that enhances security functions in electronic designs. The PUF-derived numbers can be applied to security tasks such as key management, authentication, and encryption, providing a hardware root of trust vital for critical data protection. NeoPUF offers a scalable, rootless security solution that requires no additional processing steps, making it highly efficient. In an era where hardware security is crucial, NeoPUF provides a robust solution for safeguarding sensitive operations, aligning with modern semiconductor needs and beyond conventional software security measures.
Designed for environments that demand high security and fault tolerance, this IP offers advanced features for encryption while maintaining operation stability during transient faults. With its fault-resistant architecture, the core ensures consistent performance and data security even in the presence of unexpected errors. Suitable for integration in critical industrial applications and secure communication systems, it enhances both security and reliability.
VisualSim Technology IP consists of an extensive library of more than 150 IP blocks, purpose-built to enhance system model construction and exploration. These blocks cover a broad spectrum of functionalities, including hardware elements like processors, caches, and buses, as well as software components such as RTOS and schedulers. By providing timing, power, and functional details, these blocks serve as building blocks for intricate system models that require accurate simulation. The IP blocks are developed in line with standard specifications, ensuring compatibility and facilitating detailed system analysis. Each block is designed to be flexible, allowing users to access internal structures and modify parameters such as buffer sizes, scheduler settings, and timing attributes to suit specific project requirements. This customization capability ensures that users can tailor the IP blocks to fit varying design specifications and application needs. VisualSim Technology IP significantly contributes to the system design process by offering polymorphic blocks that seamlessly connect with multiple interfaces and devices. This feature eliminates the need for custom protocol converters, simplifying the integration of complex systems. The library's versatility makes it a valuable asset for developing solutions across diverse application areas, including automotive, industrial, and telecommunication sectors.
PUFhsm is an advanced embedded Hardware Security Module designed to meet the rigorous security demands of automotive and high-performance applications. This module serves as a secure enclave within systems, isolating critical security functions to enhance protection against external threats. It integrates a dedicated CPU along with cryptographic engines to support a complete suite of security processes, such as secure boot, secure updates, and lifecycle management.<br><br>Incorporating EVITA-Full compliance, PUFhsm provides a fortified environment for automotive systems, safeguarding against sophisticated cyber threats. It supports autonomous cryptographic operations within the system, ensuring that sensitive information is shielded from potential vulnerabilities inherent in main processor systems.<br><br>PUFhsm's flexibility and scalability make it an ideal choice for engineers looking to boost security without compromising system efficiency or time-to-market. Its integration into existing architectures is seamless, and when paired with PUFrt, it delivers unparalleled security features, creating a robust defense mechanism that upholds data integrity across the semiconductor lifecycle.
The RISC-V CPU IP NA Class is specialized for automotive applications, particularly where adherence to automotive safety standards like ISO 26262 is critical. Designed by Nuclei System Technology, this IP offers functional safety and supports Automotive Safety Integrity Levels (ASIL) such as ASIL-B and ASIL-D, making it suitable for systems where safety cannot be compromised. Rooted in the RISC-V open standard, the NA Class is highly configurable, allowing manufacturers to tailor solutions that meet specific automotive requirements. This includes supporting functional safety features necessary for modern automotive control systems, offering reliability and performance that stand up to rigorous industry standards. Critical for use in various automotive applications, the NA Class is engineered to be both robust and adaptable, ensuring that it can support future advancements in automotive technology. Its compliance with strict safety protocols positions it as an essential tool for developing reliable solutions within the rapidly evolving automotive industry.
The Security Protocol Accelerator is engineered to enhance cryptographic processes within digital systems by offloading computationally intensive operations. By integrating this solution, systems benefit from accelerated security protocols while maintaining a low power footprint and efficient resource usage. Designed specifically for secure data transactions, this accelerator manages both symmetric and asymmetric cryptography. It enables seamless encryption processes for secure communications channels, ensuring data privacy and integrity across various platforms. As systems evolve to address ever-growing security challenges, the Security Protocol Accelerator provides the necessary infrastructure for enhancing real-time data protection protocols. This product not only ensures compliance with contemporary security standards but also prepares systems for future technology advancements, laying a foundation for post-quantum cryptographic frameworks.
Suite-Q SW consists of a versatile cryptographic software library designed for optimizing code size, stack usage, and performance across various embedded processors and microcontrollers. Available in portable C code and high-speed assembly, Suite-Q SW can be tailored to fit the specific needs of diverse development environments. This library provides extensive support for symmetric and asymmetric cryptographic functions, catering to systems ranging from high-end processors to memory-constrained embedded devices. By facilitating efficient cryptographic computations, Suite-Q SW ensures minimal impact on system performance while maximizing data security. Its adaptability is marked by simple integration modules that work seamlessly with hardware accelerators, enabling enhanced cryptography for both standard and custom specifications. This reliability makes Suite-Q SW an indispensable tool for ensuring secure communication channels while maintaining an optimal balance between speed and resource utilization.
The SHA-3 Crypto Engine is a high-performance hardware accelerator designed to handle cryptographic hashing functions efficiently. It fully complies with NIST's FIPS 202 standard and supports all standard SHA-3 hash functions, including SHA-3-224, SHA-3-256, SHA-3-384, and SHA-3-512, along with extendable output functions such as SHAKE-128 and SHAKE-256. This IP core is engineered to offer robust security measures, including protection against time-based side-channel attacks, and features automatic byte padding. Operating within a single clock domain, it has undergone thorough verification to ensure reliability. Its noteworthy versatility makes it suitable for diverse applications like message authentication codes, secure boot engines, TLS/SSL protocol engines, blockchain systems, and pseudo-random bit generation. The SHA-3 Crypto Engine provides a seamless integration into systems, with AMBA® AXI4-Stream support and a fully synchronous design, enabling compatibility with both FPGA and ASIC platforms. Moreover, its comprehensive deliverables include Verilog RTL source code, extensive testbenches, integration examples, and support resources.
The Keccak Hash Engine serves as a cornerstone for cryptographic functions, primarily recognized for its hashing capabilities. However, its utility extends significantly into domains requiring authenticated encryption and pseudo-random number generation. Built upon the innovative sponge construction and leveraging the Keccak-f cryptographic permutation, the Keccak Hash Engine provides unmatched configurability and adaptability. Its extensive standardization under 3GPP TS 35.231 for mobile telephony (TUAK) and NIST's FIPS 202 and SP 800-185, emphasizes its flexibility. The IP core is engineered to function within a single clock domain, allowing for seamless integration and extensive verification to meet industry standards. Its ability to support different output lengths and security levels positions it as a versatile tool across various applications. Keccak Hash's scope of application is diverse, encompassing hash functions, authenticated encryption, secure communication protocols, pseudo-random number generation, and blockchain technology. Its adaptability and robust construction make it an integral component in safeguarding digital data.
The DSHA2-512 core specializes in the SHA2-512 hashing algorithm, providing a highly efficient means to process hashing functions in data-intensive environments. It is designed to comply with FIPS PUB 180-4 standards, ensuring that it meets established guidelines for secure hashing operations necessary in a variety of industry settings. With interfaces that include APB, AHB, and AXI, the DSHA2-512 exhibits broad compatibility with existing digital infrastructures, enabling it to be deployed across a wide array of technology solutions. This core is ideal for sectors where ensuring data integrity and authenticity is critical, such as finance, governmental, and secure communications sectors. Its enhanced technical capabilities mean that the DSHA2-512 core supports extensive data processing requirements while maintaining the security integrity of hashes, making it an essential component for applications that demand reliable hash computation and data security.
The DSHA2-256 core is a dedicated solution for hashing functions, specifically designed to excel in processing the SHA2-256 algorithm. Compliant with the FIPS PUB 180-4 standards, this universal core accelerates the hash operation, providing efficient and secure data processing options for diverse digital systems. Its architecture supports both APB, AHB, and AXI bus interfaces, allowing for easy integration into numerous applications that require robust hashing mechanisms. The core enhances processing capabilities, facilitating the rapid execution of secure hash functions that protect data integrity and authenticity. This IP core is invaluable in fields where data security and integrity are critical, such as banking, digital communication, and any networked environment where information verification is necessary. By providing dedicated hardware for hashing tasks, it ensures high levels of data protection and performance, making it an ideal choice for developers looking to implement reliable security solutions.
Comcores' MACsec solution addresses the needs for secure communication on Ethernet links by implementing the IEEE 802.1AE standard for MAC Security. It provides comprehensive protection against eavesdropping and manipulation, making it suitable for applications demanding high security over public and private networks. Built to support various data rates, the MACsec IP core integrates robust cryptographic suites like AES-GCM to encrypt and authenticate network traffic. Its deployment ensures data confidentiality and integrity, fostering a secure environment for transmitting sensitive information such as in military communication systems and data centers.
The DSHA2-384 core is optimized for executing the SHA2-384 hash function, ensuring secure and efficient handling of hashing operations within digital systems. It fully complies with FIPS PUB 180-4 standards, ensuring adherence to widely recognized security protocols and making it ideal for industries that demand high standards of data protection. This IP core supports a variety of bus interfaces including APB, AHB, and AXI, providing compatibility with a broad range of system architectures. Its advanced security features enhance hashing processes, enabling rapid and secure management of data in applications that range from financial transactions to complex data security implementations. For security-focused applications, the DSHA2-384 core offers unmatched reliability and performance. It suits environments where data integrity is paramount, supporting industries that need robust digital security measures. The core facilitates secure communications and encrypted storage, making it a vital tool for safeguarding sensitive information in a digital-first world.
Rambus's Root of Trust provides foundational security in SoCs (System on Chips), ensuring data protection at various stages—during rest, in motion, and while in use. This IP includes a programmable secure co-processor for robust security protocols, as well as compact designs adaptable for use in government and automotive sectors. It supports modern security standards including FIPS 140 and ISO 26262, essential for applications demanding high integrity and secure data handling capabilities.
Cologne Chip’s UniqueID PUF Core harnesses the power of physical unclonable functions (PUFs) to create unique, chip-specific digital fingerprints. This core capitalizes on subtle manufacturing variations that are inherently present in semiconductor devices, enabling the generation of robust cryptographic keys, vital for secure operations such as bitstream encryption and decryption. PUF technology is pivotal in strengthening digital security by ensuring that each FPGA within a production batch retains a unique identifier, making it a highly secure option for applications necessitating strong authentication or anti-tampering measures. This leads to enhanced security protocols which are critical in sensitive sectors such as finance, government, and secure communications. The UniqueID PUF Core integrates seamlessly within FPGA environments, providing a high level of security without the need for additional hardware. The core's implementation offers an efficient method for generating and managing security keys, contributing to the overall safety and trustworthiness of the system it protects, and showcasing Cologne Chip's commitment to advancing digital security solutions.
The KiviPQC-KEM is a groundbreaking IP core that offers cutting-edge post-quantum cryptographic capabilities. Designed to withstand quantum computer attacks, it supports all ML-KEM variants as standardized by NIST in FIPS 203, facilitating secure key encapsulation mechanisms. This IP core is intended to enable two parties to establish a shared secret key securely over public channels. KiviPQC-KEM's strength lies in its resource efficiency and minimal logic utilization, which enables cost-effective hardware acceleration. The standalone nature of the IP core ensures that it can be integrated into various SoC platforms for ASIC or FPGA implementation, maintaining flexibility in deployment while ensuring performance integrity. Applications for the KiviPQC-KEM are numerous, spanning quantum-resistant networks, secure public key infrastructures, and secure communications over protocols like MACsec, IPsec, TLS, and SSL. It's constructed to handle computationally intensive operations with robust protection against side-channel attacks, ensuring data remains secure from inception to execution.
ChevinID™ is a security solution designed to safeguard silicon production by authorizing and authenticating hardware and software processes within devices. It establishes a secure root of trust and integrates seamlessly with FPGAs, ASICs, and Chiplets to prevent unauthorized access and modifications. Compatible with various server configurations, including FPGA-based and cloud-hosted setups, ChevinID™ is vendor agnostic, making it versatile for systems using multiple product suppliers.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!