All IPs > Security IP > Embedded Security Modules
In today's interconnected technological landscape, the security of embedded systems has emerged as a crucial challenge. This is where Embedded Security Modules (ESMs) in semiconductor IPs play a pivotal role. These modules are specialized components integrated into chips, offering enhanced protection against a variety of threats including unauthorized access, data breaches, and malicious attacks. By embedding security at the silicon level, these IPs provide a hardware root of trust, ensuring that the integrity, confidentiality, and authenticity of data and communications are uncompromised.
Embedded Security Modules are used across a spectrum of applications, catering to industries such as IoT, automotive, telecommunications, and consumer electronics. In the IoT realm, these modules protect smart devices from vulnerabilities and ensure secure data transmission between interconnected gadgets. In the automotive sector, ESMs safeguard vehicular communication systems and onboard diagnostics from hacking attempts. Similarly, telecommunications networks utilize these modules to establish secure channels and prevent espionage, maintaining the privacy of sensitive communications.
The products found within this category include a range of security-enhancing solutions such as secure boot processors, cryptographic accelerators, hardware random number generators, and secure element IPs. These products are designed to address specific security needs, offering flexibility and scalability to developers and manufacturers. For instance, secure boot processors ensure that only authenticated software runs on a device, while cryptographic accelerators speed up data encryption and decryption processes, vital for real-time secure communications.
Moreover, as digital threats evolve, Embedded Security Modules semiconductor IPs continue to advance, incorporating cutting-edge technologies like quantum encryption readiness and machine learning-led anomaly detection. This ongoing innovation not only fortifies existing systems but also prepares them for future challenges, making Embedded Security Modules a cornerstone of secure electronic design for years to come. Whether you are developing chips for personal gadgets or intricate industrial systems, integrating these security IPs ensures robust protection and compliance with stringent security standards, enhancing consumer trust and product reliability.
The aiWare Neural Processing Unit (NPU) is an advanced hardware solution engineered for the automotive sector, highly regarded for its efficiency in neural network acceleration tailored for automated driving technologies. This NPU is designed to handle a broad scope of AI applications, including complex neural network models like CNNs and RNNs, offering scalability across diverse performance tiers from L2 to more demanding L4 systems. With its industry-leading efficiency, the aiWare hardware IP achieves up to 98% effectiveness over various automotive neural networks. It supports vast sensor configurations typical in automotive contexts, maintaining reliable performance under rigorous conditions validated by ISO 26262 ASIL B certification. aiWare is not only power-efficient but designed with a scalable architecture, providing up to 1024 TOPS, ensuring that it meets the demands of high-performance processing requirements. Furthermore, aiWare is meticulously crafted to facilitate integration into safety-critical environments, deploying high determinism in its operations. It minimizes external memory dependencies through an innovative dataflow approach, maximizing on-chip memory utilization and minimizing system power. Featuring extensive documentation for integration and customization, aiWare stands out as a crucial component for OEMs and Tier1s looking to optimize advanced driver-assist functionalities.
The AHB-Lite APB4 Bridge serves as a crucial interconnect that facilitates communication between the AMBA 3 AHB-Lite and AMBA APB bus protocols. As a parameterized soft IP, it offers flexibility and adaptability in managing system interconnections, bridging the gap between high-speed and low-speed peripherals with efficiency. The bridge's architecture is designed to maintain data integrity while transferring information across different protocol tiers. This bridge supports the implementation of a seamless transition for data exchanges, ensuring data packets are transmitted with minimal latency. It is ideal for systems that require stable connectivity across multiple peripheral interfaces, delivering a cohesive platform for system designers to enhance operational uniformity. By enabling efficient bus conversion, it supports broader system architectures, contributing to the overall efficiency of embedded designs. With its open-architecture design, the AHB-Lite APB4 Bridge caters to a wide range of applications, providing necessary adaptability to meet the unique demands of each project. Its robust design ensures that it can accommodate the complex architectures of modern embedded systems, enhancing both performance and reliability.
CrossBar's ReRAM Memory brings a revolutionary shift in the non-volatile memory sector, designed with a straightforward yet efficient three-layer structure. Comprising a top electrode, a switching medium, and a bottom electrode, ReRAM holds vast potential as a multiple-time programmable memory solution. Leveraging the resistive switching mechanism, the technology excels in meter-scale data storage applications, integrating seamlessly into AI-driven, IoT, and secure computing realities. The patented ReRAM technology is distinguished by its ability to perform at peak efficiency with notable read and write speeds, making it a suitable candidate for future-facing chip architectures that require swift, wide-ranging memory capabilities. Unprecedented in its energy-saving capabilities, CrossBar's ReRAM slashes energy consumption by up to 5 times compared to eFlash and offers substantial improvements over NAND and SPI Flash memories. Coupled with exceptional read latencies of around 20 nanoseconds and write times of approximately 12 microseconds, the memory technology outperforms existing solutions, enhancing system responsiveness and user experiences. Its high-density memory configurations provide terabyte-scale storage with minimal physical footprint, ensuring effective integration into cutting-edge devices and systems. Moreover, ReRAM's design permits its use within traditional CMOS manufacturing processes, enabling scalable, stackable arrays. This adaptability ensures that suppliers can integrate these memory solutions at various stages of semiconductor production, from standalone memory chips to embedded roles within complex system-on-chip designs. The inherent simplicity, combined with remarkable performance characteristics, positions ReRAM Memory as a key player in the advancement of secure, high-density computing.
The AHB-Lite Multilayer Switch by Roa Logic is a sophisticated interconnect fabric that provides high performance with low latency capabilities. Designed for extensive connectivity, it supports an unlimited number of bus masters and slaves, making it ideal for large-scale system architectures. This switch ensures data is efficiently propagated through various paths, optimizing resource allocation and throughput in complex systems. With a focus on performance, the multilayer switch is crafted to manage data traffic within high-demand environments seamlessly. Its support for multiple layers allows it to efficiently handle concurrent data transactions, facilitating effective communication between different system components. The adaptive structure and controlled latency pathways enable it to fit a multitude of applications, including those requiring rapid data transfer and processing. The AHB-Lite Multilayer Switch is engineered to integrate seamlessly into modern system architectures, enhancing throughput without compromising on signal integrity. Its robust design and flexible configuration options make it indispensable within systems necessitating dynamic connectivity solutions.
CrossBar's ReRAM IP Cores present a sophisticated solution for enhancing embedded NVM within Microcontroller Units (MCUs) and System-on-Chip (SoC) architectures. Designed to work with advanced semiconductors and ASIC (Application-Specific Integrated Circuit) designs, these cores offer efficient integration, performance enhancement, and reduced energy consumption. The technology seeks to equip contemporary and next-generation chip designs with high-speed, non-volatile memory, enabling faster computation and data handling. Targeting the unique needs of IoT, mobile computing, and consumer electronics, the ReRAM IP Cores deliver scalable memory solutions that exceed traditional flash memory limits. These cores are built to be stackable and compatible with existing process nodes, highlighting their versatility. Furthermore, the integration of ReRAM technology ensures improved energy efficiency, with the added benefit of low latency data access—a critical factor for real-time applications and processing. These IP cores provide a seamless route to incorporating high-performance ReRAM into chips without major redesigns or adjustments. As the demand for seamless, secure data processing grows, this technology enables manufacturers and designers to aptly meet the challenges presented by ever-evolving digital landscapes. By minimizing energy usage while maximizing performance capabilities, these IP cores hold potential for transformative applications in high-speed, secure data processing environments.
Secure OTP by PUFsecurity offers a tamperproof data storage solution designed for the next generation of secure memory needs. It is an enhanced anti-fuse OTP memory that provides secure storage for key data across various forms, ensuring that data in transit, use, or rest remains protected. This technology integrates physical macros, a digital RTL controller, and a resilient anti-tamper shell to guard against hardware attacks. As IoT devices become increasingly susceptible to early-stage attacks, Secure OTP presents a reliable means to safely store sensitive data such as keys and boot code. By transitioning to this tamperproof storage format, devices can effectively mitigate vulnerabilities inherent in legacy storage systems, fortifying data security at the hardware level.
The Polar ID Biometric Security System offers an advanced, secure face unlock capability for smartphones, utilizing groundbreaking meta-optics technology to capture the full polarization state of light. Unlike traditional biometric systems, Polar ID distinguishes the unique polarization signature of human facial features, which adds an additional security layer by detecting the presence of non-human elements like sophisticated 3D masks. This system eliminates the need for multiple complex optical modules, thus simplifying smartphone design while enhancing security. Designed to fit the most compact form factors, Polar ID uses a near-infrared polarization camera at 940nm paired with active illumination. This configuration ensures functionality across various lighting conditions, from bright outdoor environments to complete darkness, and operates effectively even when users wear sunglasses or face masks. Smartphone OEMs can integrate this secure and cost-effective solution onto a wide range of devices, surpassing traditional fingerprint sensors in reliability. Polar ID not only offers a higher resolution than existing solutions but does so at a reduced cost compared to structured light setups, democratizing access to secure biometric authentication across consumer devices. The system's efficiency and compactness are achieved through Metalenz's meta-optic innovations, offering consistent performance regardless of external impediments such as lighting changes.
Securyzr iSSP is an integrated Security Services Platform designed by Secure-IC to offer comprehensive lifecycle management of device security. It provides zero-touch security lifecycle services that encompass provisioning, firmware updates, security monitoring, and device identity management. The platform employs a cloud-based architecture, enabling real-time updates and management of security protocols across a fleet of devices. Securyzr iSSP supports Post-Quantum Cryptography standards, ensuring readiness for future cryptographic challenges. This platform integrates seamlessly into diverse system environments, facilitating the protection of sensitive data through robust secure boot processes and key isolation techniques. It structures security around a core Root-of-Trust component named Securyzr iSE neo, which offers anti-tampering protection and dual computation for enhanced security. The platform aligns with an organization's security goals by providing customizable protective measures that are scalable to various applications. Securyzr iSSP is designed to maintain high security levels without compromising system performance or efficiency. By leveraging the latest advancements in cryptography and security protocols, it ensures the resiliency of systems against both physical and remote threats. This platform aids organizations in navigating the increasingly complex landscape of digital security challenges, providing a robust foundation for their cybersecurity strategies.
FIPS 140-3 CAVP-compliant, compact PQC hardware acceleration for subsystems PQPlatform-CoPro combines hash-based and lattice-based post-quantum cryptography that can be added to an existing security subsystem. It can be optimized for minimum area, maintaining high-performance, and is designed to be run by an existing CPU using PQShield-supplied firmware, meaning it involves low integration effort and flexible configurations to support a wide variety of use cases, including quantum-safe secure boot. Solutions are available for hardware acceleration of SHA-3, SHAKE, ML-KEM, ML-DSA, alongside traditional cryptography. In addition, PQPlatform-CoPro can be configured with side-channel protection. PQPlatform-CoPro is covered by multiple PQShield implementation patents.
Up to 1M KeyEnc/sec with improved power efficiency PQPerform-Lattice is a powerful hardware-based product designed for high throughput, high-performance, and high speed. It adds post-quantum cryptography for applications that typically handle a large number of transactions, such as high-capacity network hardware applications and secure key management HSMs. Optimizable for secure boot, as well as other use-cases, PQPerform-Lattice supports FIPS 204 ML-DSA for quantum-secure digital signature verification, as well as FIPS 203 ML-KEM for quantum key exchange. PQPerform-Lattice supports AXI4, PCIe, and is deployable in multiple instances, making it a powerful solution for existing systems and infrastructure requirements.
Microdul's Human Body Detector for Ultra-Low-Power is designed to be highly efficient, allowing devices to reduce power consumption when not in use. This innovative sensor effectively detects human presence, optimally adjusting the power usage in applications such as wearable devices. It stands out for its ability to maintain functionality with minimal energy requirements, making it ideal for prolonging the battery life of smart devices. The sensor operates dynamically to sense touch events, which can be crucial for wake-up functions and feature selections in a variety of applications. Its low power draw does not compromise its sensitivity or performance, providing reliable detection in various environments. With its sophisticated design, it enhances device efficiency by ensuring power is only used when necessary, effectively supporting battery-operated gadgets. The device benefits not only from its technical specifications but also from its adaptable integration but is specifically advantageous in fields requiring energy-harvesting solutions. By utilizing this sensor, products can be manufactured to meet energy efficiency standards, reducing environmental impact while maintaining user convenience.
FIPS 140-3 CAVP-compliant, compact lattice-based hardware PQC engine PQPlatform-Lattice is a compact FIPS 140-3 CAVP-compliant, PQC engine that adds post-quantum support for hardware components and embedded devices, using lattice-based cryptographic algorithms such as ML-KEM (FIPS 203) for post-quantum key exchange, and ML-DSA (FIPS 204) – post-quantum digital signature verification. It provides secure acceleration of lattice-based PQC alongside support for traditional cryptography. Its use cases include strong user authentication, protecting hardware keys, and small-footprint, configurable side-channel protection. PQPlatform-Lattice is designed for minimal area as well as maximum compatibility and can be deployed with optional firmware-backed side-channel countermeasures. It is covered by multiple PQShield implementation patents.
The eSi-Crypto suite by EnSilica is a comprehensive collection of cryptographic IP cores designed for both ASIC and FPGA architectures, aiming for minimal resource consumption while ensuring high throughput. A key component within this suite is the True Random Number Generator (TRNG), which adheres to NIST 800-22 standards and is offered as a hard macro in target technologies. Its configurable options are tailored to balance resource efficiency with throughput, making it essential for robust encryption solutions. These IP cores are available as stand-alone modules or integrated with AMBA APB/AHB or AXI bus interfaces.\n\nThe suite supports a variety of cryptographic algorithms such as CRYSTALS Kyber, CRYSTALS Dilithium, elliptic curve cryptography (ECC/ECDSA), RSA, AES, SHA1/SHA2/SHA3, ChaCha20, Poly1305, and TDES/DES. These diverse implementations can be tailored for specific use cases, including high-throughput core configurations ideal for applications like V2X communications. Additionally, the suite's ECC/ECDSA capabilities provide secured digital signature mechanisms, critical for applications requiring stringent data integrity and authenticity.\n\nEnSilica's dedication to cryptographic excellence is further evidenced in their sophisticated handling of secure web-server implementations. By leveraging their ultra-low-power accelerators, particularly for algorithms like ChaCha20 and Poly1305, eSi-Crypto reduces computational overhead while optimizing security performance. This makes the suite a preferred choice for customers seeking efficient and reliable cryptographic solutions across varied technology platforms.
Trilinear Technologies' HDCP Encryption-Decryption Engine is a sophisticated solution designed to safeguard digital content as it traverses various transmission channels. This engine is compliant with the HDCP standards 1.4 and 2.3, offering robust protection mechanisms to ensure that digital media investments are secure from unauthorized access and piracy. The engine’s hardware acceleration capabilities represent a crucial advantage, significantly reducing the load on the system processor while maintaining real-time encryption and decryption functions. This not only enhances performance but also extends the operational life of the hardware involved, making it suitable for high-demand media applications across sectors such as broadcast, entertainment, and corporate environments. Trilinear’s HDCP Encryption-Decryption Engine ensures compatibility with a wide array of consumer and professional-grade video equipment, providing seamless protection without interference in media quality or transmission speed. Its flexible integration options allow it to be smoothly incorporated into existing infrastructures, whether in standalone media devices or complex SoC architectures. Supported by comprehensive software resources, the HDCP Encryption-Decryption Engine provides an all-encompassing solution that includes necessary software stacks for managing device authentication and link maintenance. Its ability to safeguard high-definition content effectively makes it an invaluable asset for entities focused on secure content delivery and rights management.
The NS Class is Nuclei's crucial offering for applications prioritizing security and fintech solutions. This RISC-V CPU IP securely manages IoT environments with its highly customizable and secure architecture. Equipped to support advanced security protocols and functional safety features, the NS Class is particularly suited for payment systems and other fintech applications, ensuring robust protection and reliable operations. Its design follows the RISC-V standards and is accompanied by customizable configuration options tailored to meet specific security requirements.
The Individual IP Core Modules by ResQuant are comprehensive components engineered to support diverse post-quantum cryptographic standards, including Dilithium, Kyber, XMSS, SPHINCS+, AES, and the SHA-2 family. These modules offer organizations the flexibility to select specific cryptographic functionalities tailored to their security needs, without the necessity of entire systems or hardware changes. Each module is designed to integrate easily into existing infrastructure, ensuring minimal disruption while enhancing security measures against potential future quantum threats. This approach allows industries to gradually implement PQC standards, ensuring a seamless transition to quantum-resistant cryptographic measures. Tailored for flexibility, the ResQuant Individual IP Core Modules can be used across a wide array of applications, from IoT devices to complex military and IT systems. By offering component-level integration, these modules empower companies to future-proof their offerings incrementally while maintaining robust security practices in their operations.
The FPGA Lock Core is an innovative FPGA solution designed to secure FPGAs and hardware against unauthorized access and counterfeiting, leveraging a Microchip ATSHA204A crypto authentication IC. It reads a unique ID, generates a 256-bit challenge, and uses secure hashing to verify the hardware's authenticity, ensuring hardware integrity in sensitive applications like military and medical fields. This solution allows hardware protection against IP theft by enforcing authentication and disables FPGA functionality if unauthorized access is detected. The core utilizes minimal logic resources and one FPGA pin, communicating through a bidirectional open drain link. The clarity of this system is enhanced by providing the core in VHDL, allowing users to thoroughly understand its functionality, supported by example designs on Cyclone10 and Artix 7 boards, catering to both Intel and Xilinx FPGA platforms. Complementing this security measure is the Key Writer Core, which allows programming of custom secret keys into the ATSHA204A in situ on assembled boards, ensuring a seamless integration with the FPGA Lock system. Available for various FPGA platforms, the Efinix version, distributed with TRS Star, expands its applicability, with webinars and user guides offering in-depth implementation insights.
Suite-Q HW is an integrated system-on-chip (SoC) solution by PQSecure designed to encapsulate complete cryptographic functionalities within a compact and efficient package. It targets both high-end servers and low-end embedded systems, offering a unified architecture that employs the same hardware accelerators across its different implementations. The hardware system integrates multiple cryptographic operations, including symmetric and asymmetric algorithms, within a streamlined chip design. This allows for a comprehensive offloading of cryptographic tasks, freeing up the main processor for other critical operations, and ensures rapid execution and enhanced performance. Additionally, Suite-Q HW's flexibility in configurations aids in balancing performance with silicon footprint, making it suitable for a diverse range of applications. Further, the solution is equipped with anti-tamper technologies and design features to resist side-channel attacks, a critical consideration in environments where secure operations are non-negotiable. Whether used in data-sensitive financial systems or IoT devices with limited computational resources, Suite-Q HW promises dependable security with optimal efficiency.
Fully autonomous, FIPS 140-3 CAVP compliant PQC subsystem PQPlatform-SubSys is a cryptographic subsystem, designed to provide offloaded cryptographic services with minimal integration effort and full autonomy from an existing security subsystem, as well as configurable side-channel protection. These services include post-quantum signature generation, verification, and secure key establishment. It’s built with optimal performance in mind, as well as crypto agility with its provision of traditional, PQ/T hybrid and fully post-quantum algorithms. PQPlatform-SubSys uses its built-in RISC-V CPU independently from the surrounding system, allowing cryptographic services to be offloaded efficiently from the system processor.
The patented QDID PUF by Crypto Quantique utilizes quantum tunneling current variations to produce a unique identity in standard CMOS processes. This solution leverages oxide thickness variations and trap distributions in the gate oxide to create an unpredictable and unclonable physically unclonable function (PUF). As a hardware root-of-trust, it simplifies secure provisioning and emits high-entropy seeds resistant to side-channel attacks, supporting up to 256-bit security strength. The QDID PUF's robustness is confirmed through extensive testing, including adherence to NIST standards, making it an ideal choice for secure device identity and post-quantum cryptographic applications.
Suite-Q SW is a versatile cryptographic software library provided by PQSecure, crafted to enhance the security capabilities of devices through efficient cryptographic processing. Available in portable C code and optimized assembly variations, Suite-Q SW caters to a wide array of processors, including both general-purpose and embedded CPUs. This software library is engineered to optimize code size, stack usage, and overall performance, allowing it to operate effectively even on memory-limited devices. It provides a comprehensive set of cryptographic functions including secure hashing, encryption, and digital signatures, designed to meet the demands of diverse security scenarios. The software solution is an ideal choice for developers seeking ease of integration, support for hardware offload, and customization for specific needs. Its plug-and-play architecture makes it straightforward to deploy across different platforms, providing a robust defense against modern security threats for IoT devices, mobile applications, and more.
VeriSyno's Digital Systems and Security Solutions encompass a comprehensive set of offerings tailored to address the needs of secure data processing environments. These solutions feature a range of digital IP cores that can enhance the operational capabilities of processors, memory controllers, and communication interfaces. By leveraging these digital assets, VeriSyno aims to provide robust and efficient systems that prioritize security and performance. Designed to integrate seamlessly with existing hardware, these solutions are particularly critical in applications prone to demand high security, such as financial transactions and sensitive data processing. The security IPs ensure that data integrity and confidentiality are upheld, leveraging sophisticated encryption and protection mechanisms. Moreover, VeriSyno is agile in customizing its IP solutions to fit different process nodes and technological requirements, aiding in both rapid deployment and scalability of digital systems. This makes their offerings especially attractive to clients requiring high-end security implementations without compromising on performance or reliability.
NeoPUF sets a high standard in semiconductor security by offering exceptionally fast random number generation capabilities that reach speeds up to 100 times faster than conventional methods. It is a versatile hardware security IP that forms the backbone of secure chips designed to combat evolving digital threats. NeoPUF's unique design offers an intrinsic level of security that harnesses the physical characteristics of silicon to create a naturally unclonable identifier for each chip. Used extensively in fields where security is paramount, NeoPUF helps ensure the integrity and confidentiality of data throughout the lifecycle of semiconductor devices. It's critically important in sectors such as IoT, automotive, and enterprise computing, where the cost of a security breach is high. The integration of NeoPUF provides a secure basis for implementing complex encryption keys and enhances the trustworthiness of digital transactions. By employing cutting-edge cryptographic measures, NeoPUF is considered a suitable foundation for future-proofing semiconductor systems against the anticipated quantum computing threats. It forms part of a comprehensive security solution, offering hardware-based security features that significantly enhance the reliability and safety of modern electronic devices.
Highly-optimized PQC implementations, capable of running PQC in < 15kb RAM PQCryptoLib-Emebedded is a versatile, CAVP-compliant version of PQCryptoLib, PQShield’s CMVP-certified library of post-quantum cryptographic algorithms. With its design focused on ultra-small area efficiency, PQCryptoLib-Embedded has been specifically designed for embedded systems, microcontrollers and memory-constrained devices. It could be the first step towards a hardware solution for providing PQC integration to devices already in the field.
The SHA-3 Crypto Engine from KiviCore offers an efficient and secure solution for cryptographic hashing, specifically designed to perform high-speed data integrity verification and authentication. Compliant with NIST's FIPS 202 standard, this IP core facilitates extensions such as SHAKE-128 and SHAKE-256 for customizable output lengths. Aimed at securing transactions and communications in today's networks, the core provides high throughput and resilient operations against timing-based side channel attacks. Its compact design fits both ASIC and FPGA environments while maintaining robust security assurance. Extensively verified and characterized for multiple high-performance scenarios, the SHA-3 core finds application in SSL and IPsec protocols, secure boot systems, blockchain processing, and other domains requiring trustable encryption. Its AMBA AXI4 interface allows for straightforward hardware integration alongside a comprehensive suite of software resources and support documentation.
The High-Performance Computing (HPC) Platform from SEMIFIVE is crafted to meet the demands of computationally intensive tasks and data-centric applications. This platform is tailored for environments that require high-speed computations and advanced data handling capabilities, featuring leading-edge processor technologies and interconnect architectures. Capable of supporting heavy data processing and complex simulations, the platform integrates the latest in processor designs with high-speed memory interfaces and robust I/O capabilities. The emphasis on optimizing throughput, latency, and efficiency makes it well-suited for use in data centers, research labs, and industrial applications needing massive data analytics power. Integrating high-bandwidth and low-latency networking capabilities, the platform ensures seamless data flow and processing. It provides scalable solutions that adapt to changing workloads, making it ideal for cloud services, real-time analytics, and AI-intensive tasks, offering robust performance characteristics that are crucial for next-gen computing environments.
Designed to scale effectively with the growing needs for high-volume data storage, CrossBar's ReRAM IP Cores for High-Density Data Storage offer clients the ability to manage extensive datasets with ease. The cores excel in providing high-speed data access and retrieval capabilities, making them an ideal choice for data centers, AI infrastructure, and complex analytics platforms. These cores support dense data storage configurations within devices, far surpassing the performance specifications of traditional memory options. CrossBar's ReRAM cores offer significant energy savings in storage operations, enabling data centers to drastically reduce power consumption while increasing throughput and efficiency. This green approach to data storage not only enhances computational performance but also aligns with global sustainability efforts to lower energy expenditure. With high-density capabilities, the ReRAM cores play a critical role in optimizing large-scale data handling and facilitate emerging trends like real-time analytics and advanced machine learning algorithms. Integrated into existing infrastructures, these ReRAM cores transcend traditional memory solutions. The technology's flexibility allows for customization, accommodating varied client needs and extending beyond standard operational limitations. Whether deployed in cloud services, enterprise data warehousing, or sophisticated AI training models, CrossBar's ReRAM cores ensure robust performance, reliability, and scalability in handling complex storage challenges.
The Dukosi Cell Monitoring System (DKCMS) is designed to enhance battery system performance by embedding intelligence at the cell level. This innovative system provides a safer, simpler, and more efficient approach to managing high-performance batteries, impacting applications like electric vehicles, industrial transportation, and battery energy storage systems. Each cell within a battery pack is equipped with a Dukosi Cell Monitor, which accurately tracks vital parameters such as voltage and temperature. Through Dukosi's proprietary communication protocol, C-SynQ, the system achieves seamless contactless communications between the Cell Monitors and a central System Hub. This contactless setup eliminates the complexities of traditional wiring harnesses, making the system up to twice as reliable as conventional designs. Furthermore, the scalable architecture allows for seamless expansion by addressing up to 216 individual cells, offering unmatched flexibility in the design and development of battery packs. DKCMS not only simplifies battery design but also bolsters safety by providing real-time, cell-level data insights. The system's architecture supports the integration of sustainable practices into the battery lifecycle, enabling functionality that promotes long-term asset value and system reliability. Its adaptive design caters to diverse market demands, from electric vehicles to utility-scale energy storage systems.
Secure Protocol Engines by Secure-IC focus on enhancing security and network processing efficiency for System-on-Chip (SoC) designs. These high-performance IP blocks are engineered to handle intensive security tasks, offloading critical processes from the main CPU to improve overall system efficiency. Designed for seamless integration, these modules cater to various applications requiring stringent security standards. By leveraging cryptographic acceleration, Secure Protocol Engines facilitate rapid processing of secure communications, allowing SoCs to maintain fast response times even under high-demand conditions. The engines provide robust support for a broad range of security protocols and cryptographic functions, ensuring data integrity and confidentiality across communication channels. This ensures that devices remain secure from unauthorized access and data breaches, particularly in environments prone to cyber threats. Secure Protocol Engines are integral to designing resilient systems that need to process large volumes of secure transactions, such as in financial systems or highly regulated industrial applications. Their architecture allows for scalability and adaptability, making them suitable for both existing systems and new developments in the security technology domain.
Secure-IC's Post-Quantum Cryptography IP offers robust, future-ready security for digital communications, addressing the challenges of quantum computing on traditional encryption methods. This IP is crucial for systems that require long-term confidentiality and authenticity of data, ensuring they remain secure against threats posed by advancements in quantum computing. Designed to integrate seamlessly into existing hardware and software infrastructures, the Post-Quantum Cryptography IP is adaptable and scalable, providing flexibility in implementation. It supports a variety of cryptographic algorithms specifically chosen for their resistance to quantum attacks, ensuring they meet the highest security standards. By adopting this technology, systems can safeguard against potential future vulnerabilities that quantum processors might exploit. This IP is an essential component for industries looking to fortify their security measures, particularly in sensitive sectors such as defense, finance, and critical infrastructure. It provides a forward-thinking approach to cybersecurity, aligning with global trends and regulatory requirements for enhanced cryptographic solutions. By securing today’s systems against tomorrow’s threats, this IP is a strategic investment in sustained security resilience.
Comcores' MACsec solution addresses the needs for secure communication on Ethernet links by implementing the IEEE 802.1AE standard for MAC Security. It provides comprehensive protection against eavesdropping and manipulation, making it suitable for applications demanding high security over public and private networks. Built to support various data rates, the MACsec IP core integrates robust cryptographic suites like AES-GCM to encrypt and authenticate network traffic. Its deployment ensures data confidentiality and integrity, fostering a secure environment for transmitting sensitive information such as in military communication systems and data centers.
Cologne Chip’s C3-CODEC-G712-4 is an advanced audio codec IP core that forms part of the renowned DIGICC-based ASIC IP lineup. This codec is tailored for efficient audio signal processing and supports a variety of telecommunication applications. What distinguishes the C3-CODEC-G712-4 is its ability to deliver high-fidelity audio through a fully digital approach, which streamlines the integration into various digital platforms, eliminating the complexity associated with analog audio signal management. Designed for robust performance, this codec ensures minimal latency and high efficiency in audio compression and decompression, making it an ideal choice for real-time communication systems. Its compact design and digital architecture allow for seamless compatibility with modern telecommunication infrastructure, providing users with excellent signal clarity without a significant resource footprint. Furthermore, Cologne Chip supports the C3-CODEC-G712-4 with extensive documentation and integration tools, easing its adoption into new and existing systems. This codec plays a critical role in enhancing the audio quality of communication systems while maintaining cost-effectiveness, thanks to the reduced need for external analog components and converters traditionally required in audio processing.
Tailored for applications requiring secure non-volatile memory, CrossBar's ReRAM as FTP/OTP Memory offers a refined solution for few-time programmable (FTP) and one-time programmable (OTP) needs. Leveraging the intrinsic properties of ReRAM technology, these applications benefit from reduced write requirements and minimized area without compromising security or performance. This ReRAM variant integrates effectively within standard CMOS processes, providing adaptability whether used independently or embedded within more complex systems. Its non-volatility and high density make it a preferred choice for secure applications where cost-efficient data integrity is essential. The technology supports diverse applications across numerous sectors including automotive, medical, and industrial systems, where quick response times and reliability are critical. The FTP/OTP ReRAM enables provisioning for physical unclonable functions (PUF), further enhancing its security capabilities. Such an implementation provides resistance to invasive attacks and maintains data integrity even under adverse conditions. These features position ReRAM as a powerful tool for managing sensitive data operations and broad pursuits in modern digital infrastructures.
NeoFuse represents a state-of-the-art anti-fuse One-Time Programmable (OTP) silicon IP solution. This technology is a key offering of eMemory Technology Inc., focusing on providing an unparalleled level of permanence and security for data storage within electronic devices. Once data is written into the NeoFuse, it becomes impervious to any modification, providing an ideal solution for applications requiring unalterable data recording. NeoFuse's anti-fuse approach is particularly advantageous in environments demanding high-security measures. This includes sectors like aerospace, defense, and high-stakes commercial applications where the integrity of data is paramount. By leveraging advanced physical and electronic characteristics, NeoFuse offers robust performance, resisting tampering and environmental influences. Moreover, NeoFuse has been successfully utilized in various cutting-edge technologies such as AI and HPC, demonstrating reliability and resilience. Its compatibility with modern semiconductor processes ensures that NeoFuse-based applications can meet the rigorous requirements of today's data-critical operations while offering a scalable and future-proof solution for storing sensitive information securely.
The CANsec Controller Core is an advanced security solution specifically tailored for the Controller Area Network (CAN) bus protocols commonly used in automotive applications. This core enhances the integrity and confidentiality of CAN network communications through robust encryption mechanisms, safeguarding against potential cyber threats. Designed for high compatibility, the CANsec Controller integrates smoothly into existing CAN infrastructures without the need for extensive reconfiguration. This adaptability allows automotive manufacturers to retrofit older models with contemporary security standards, thereby extending the lifecycle and safety of vehicles across all market segments. With its high-speed encryption and decryption processes, the CANsec Controller ensures real-time communications are not compromised. This efficiency is crucial in maintaining the latency constraints necessary for vehicle operations, especially as industries move towards more autonomous functionalities. The core's ability to secure internal communications helps manufacturers address growing cybersecurity concerns in today's connected vehicle landscape, ensuring secure data exchange within vehicular networks.
PQSecure offers cryptographic cores that serve as the backbone for secure data transmission and encryption processes. These cores are designed to perform a range of cryptographic functions, including symmetric and asymmetric encryption, which are critical for secure communications in a quantum-safe world. The design of these cores focuses on flexibility and efficiency, allowing them to be tailored to meet the specific needs of varied applications and environments. These cores are built to support multiple standards and cryptographic algorithms, accommodating both classical and post-quantum encryption methods. This adaptability ensures they can maintain security in the face of evolving computational threats. The Cryptographic Core is also optimized for integration into existing systems, providing seamless compatibility across a range of platforms from lightweight embedded devices to robust server environments. Additionally, the Cryptographic Core is crafted with hardware security measures to mitigate risks such as unauthorized access and data tampering. With its robust design and comprehensive feature set, the core is a vital component for any system requiring high assurance in security, especially in sectors where data integrity is paramount, including finance, government, and healthcare.
The Security Protocol Accelerator by PQSecure is engineered to enhance the execution of various cryptographic protocols by offloading complex computation tasks from the main CPU, thereby accelerating the overall process. This specialized hardware component streamlines cryptographic operations such as encryption, decryption, and key exchanges, delivering faster and more reliable security processes. Designed to support a wide array of cryptographic protocols, including both symmetric and asymmetric types, the Security Protocol Accelerator is pivotal for organizations aiming to integrate high-speed security measures without compromising performance. It can be seamlessly integrated into existing network infrastructures, providing a scalable solution for enhancing secure communications in real-time applications. By implementing this accelerator, enterprises can expect significant improvements in handling secure transactions, reducing latency, and achieving lower power consumption compared to software-only implementations. This is particularly beneficial for environments with demanding processing requirements, such as data centers and cloud computing platforms, where efficient performance is crucial.
The Customizable Cryptography Accelerator offered by ResQuant is designed to meet varied client needs with an extensive array of configurable options. It integrates seamlessly with all NIST PQC standards like Dilithium, Kyber, XMSS, and SPHINCS+, and is extendible with additional algorithms, including customer-specific implementations. The accelerator is built to be DPA, timing, and SCA resistant, and is AXI 4 ready, ensuring robust protection in a variety of applications. This innovation allows for customizable tuning in performance and size, addressing the specific security requirements of customers from various industries. The accelerator demonstrates ResQuant's commitment to flexibility and adaptability, enabling clients to implement cutting-edge encryption with ease. With ongoing enhancements to extend its capabilities, the accelerator stands as a critical component in defenses against future computational threats posed by quantum technologies. In addition to its technical capabilities, the ResQuant Customizable Cryptography Accelerator is engineered for efficient power use and minimized physical footprint, making it suitable for integration into a wide range of hardware setups. This solution underscores ResQuant's dedication to delivering high-security standards and unmatched versatility in cryptographic processing solutions.
Chuangfeixin Technologies' OTP (One-Time Programmable) solutions provide a unique approach to secure data storage. Once programmed, the data within these OTP devices is immutable, providing a robust layer of security ideal for protecting intellectual property and sensitive information within integrated circuits or logic gates. These solutions are particularly advantageous in embedded applications, where they can safeguard firmware and configuration data against unauthorized access or alteration. The company offers versatile OTP products compatible with various CMOS processes, ensuring easy integration without additional processing steps, thus reducing development costs. The long data retention of over 100 years under extreme conditions further underscores the reliability of these OTP modules in demanding applications.
The Capacitive Proximity Switch by Microdul provides an advanced solution for energy-efficient touch sensing. Engineered to reduce system power consumption, this switch is adept at recognizing proximity and touch inputs with a high level of accuracy. It is suitable for integration in devices requiring responsive touch capabilities without incurring significant energy costs. Designed for versatility, the switch supports diverse applications ranging from individual keys to entire keypads and sliders. With its low-power design, it serves as a perfect component for electronics that aim to minimize energy consumption without sacrificing responsiveness. These capacitive sensors are particularly beneficial in modern touch interfaces, contributing to prolonged device operation on limited power budgets. This switch not only improves user experience by offering sensitive and reliable touch detection but also plays a critical role in the management of power use in portable and fixed installations. The energy efficiency of the capacitive switch facilitates the development of sustainable electronics, which are increasingly essential in today's environmentally conscious market.
PhantomBlu by Blu Wireless represents a cutting-edge advancement in tactical defense communications. This mmWave technology solution is expertly constructed to deliver stealthy, gigabit-level connectivity on the move, supporting high-speed tactical operations. PhantomBlu's low SWAP (Size, Weight, and Power) tactical solutions, configurable as PCP (hub) or STA (client), align with dynamic defense needs by providing dependable communications at range. The system capitalizes on spectrum availability and equipment flexibility, offering interoperability for both legacy systems and future assets without dependence on traditional networks. This capability makes PhantomBlu an invaluable tool for military forces requiring swift, secure, and adaptable communications to maintain operational efficacy in complex environments. The PhantomBlu system plays a pivotal role in transforming how modern military operations are conducted by seamlessly integrating with existing communications bases and enhancing mission-based applications. The flexibility of the configurable options supports high-performance execution, ensuring that military communication networks are responsive and robust in the face of evolving tactical demands.
CoMira Solutions offers a Media Access Control Security (MACSec) solution adhering to IEEE standards aimed at safeguarding communication within 802.1 LAN environments. MACSec ensures data confidentiality and integrity, preventing unauthorized access and disruptions. It employs advanced encryption standards and supports flexible traffic management through various port configurations. The MACSec IP's time-division multiplexed architecture aligns seamlessly with CoMira's UMAC, ensuring synchronous operation despite differing link speeds. This implementation includes FIPS-compliant encryption methods such as GCM-AES-128 and GCM-AES-256, supporting robust security needs. Furthermore, CoMira's MACSec supports multiple secure channels and security associations per port, adding layers of protection to client systems. The configurability of Secure Channels and the ability to strip security tags enhances its adaptability in varied networking scenarios, reflecting CoMira's commitment to delivering tailor-fit security solutions.
The Cramium Personal Hardware Security Module (PHSM) by CrossBar is an integrated security solution that enhances digital asset security through its advanced ReRAM technology. Built with the capability for Multi-Party Computation (MPC), the Cramium PHSM provides robust key protection by eliminating the need for key reconstruction, thus reducing vulnerability to attacks. Utilizing FIDO2 authentication, the module is designed with an offline-by-default architecture, ensuring high assurance levels in protecting sensitive data. This protection is particularly crucial for applications operating within decentralized systems where security is paramount. Combining innovative memory and cryptographic technology, the Cramium PHSM is crafted to meet varying compliance needs, making it ideal for industries such as finance, healthcare, and information technology. The module enhances tamper resistance for cryptographic operations, ensuring secure storage and operation of sensitive information within protected environments. One of its unique features is the ability to offer robust authentication without relying on external network connectivity, effectively insulating assets from unauthorized access. Cramium PHSM exemplifies CrossBar's commitment to developing secure solutions for complex challenges presented by modern computational demands. Its modular design enables easy customization and integration, catering to specific industry requirements and assuring enterprises of enhanced cryptographic functionalities. The module not only safeguards digital secrets but also introduces an improved fault-tolerant element that minimizes risk from potential breaches or exploits.
Specializing in ESD protections, Certus Semiconductor offers highly adaptive solutions that meet various operational demands. These circuits provide enduring defense against ESD threats, surpassing traditional HBM and CDM specifications. Capabilities include low capacitance solutions and customized protections tailored to endure voltages between -18V to +30V. These ESD circuits are integrated with specialized features like Rad-Hard technology, high-temperature resilience, and enhanced burst immunity, setting a standard for highly secure semiconductor solutions in harsh environments.
FortiCrypt offers a robust and secure cryptographic framework specifically designed to thwart side-channel and fault injection attacks. This suite of cryptographic IP includes advanced protection mechanisms that ensure both high security and performance across various platforms. The IP core is meticulously engineered to deliver ultra-low power consumption, making it ideal for battery-operated and IoT devices. The FortiCrypt product line is versatile, supporting a wide array of cryptographic algorithms, including both classical and post-quantum variations. It integrates seamlessly with existing systems, requiring minimal integration overhead, and is validated to withstand real-world attacks. Its high bandwidth capacity, achieved through multi-pipeline architecture, makes FortiCrypt suitable for high-performance applications, ensuring rapid data throughput without compromising security. Furthermore, FortiCrypt's compliance with the highest industry standards, such as FIPS 140-3 and SESIP, assures its usage in applications requiring stringent security measures. Whether used for secure communication, data protection, or hardware defense, FortiCrypt establishes a fortress against unauthorized access and data breaches, demonstrating unparalleled resilience and efficiency.
FortiPKA-RISC-V is a powerful public key algorithm coprocessor designed to enhance cryptographic operations through streamlined modular multiplication techniques. This IP core offers robust protection against side-channel and fault injection attacks, ensuring high performance by eliminating Montgomery domain transformations. Engineered to maximize efficiency, FortiPKA-RISC-V supports a variety of cryptographic protocols, making it suitable for applications demanding high-speed data processing with minimal latency. Its architecture ensures seamless integration into systems requiring secure key exchanges and digital signature verifications, showcasing versatility across different computational platforms. Additionally, this coprocessor is built with a focus on reducing hardware footprint, making it ideal for space and power-conscious applications such as embedded systems and mobile devices. By aligning with industry-standard cryptographic requirements, FortiPKA-RISC-V provides an effective solution for environments requiring elevated security without compromising on computational speed or area efficiency.
The Platform-Level Interrupt Controller (PLIC) by Roa Logic is a comprehensive solution for managing interrupt signals in sophisticated and large-scale computing environments. Compatible with RISC-V platforms, it is fully parameterised and offers an efficient means to handle and prioritize multiple interrupt sources. The PLIC's design emphasizes scalability and flexibility, allowing developers to adapt the module for a wide range of system requirements. The PLIC supports a configurable number of interrupt sources, each with customizable priority levels. This enables a tailored approach to the handling of critical interrupts, ensuring that high-priority tasks receive immediate attention. It serves as an essential building block for systems that demand precise and reliable interrupt management, making it indispensable in complex processor environments. With its easy integration into existing RISC-V platforms, the PLIC provides a seamless upgrade to traditional interrupt controllers. Its high level of adaptability ensures that it can be calibrated to complement specific system architectures, enhancing performance in varied operational scenarios.
The DKCMS Core from Dukosi is a comprehensive, contactless cell monitoring system specifically developed for intricate high-voltage battery applications. This core component of the Dukosi Cell Monitoring System ensures precise data acquisition from each cell, encompassing parameters like voltage with a measurement error as low as ±0.6 mV, and temperature readings via integrated sensors. The DKCMS Core comprises Cell Monitors and a pivotal System Hub, which interacts with the BMS Host utilizing Dukosi’s proprietary C-SynQ protocol. This advanced protocol guarantees robust near-field communication over a single RF bus antenna, simplifying previous complexities associated with traditional battery management systems. The streamlined design reduces the risk of connectivity issues and requires fewer components, significantly enhancing system reliability and ease of installation. Adaptable to manage communication for up to 216 Cell Monitors, the DKCMS Core is constructed to support scalable battery packs tailored for dynamic market requirements. Its compatibility with various operational modes ensures energy efficiency, while active fault reporting systems enhance safety. The Core's embedded AEC-Q100 qualified components underscore its suitability for automotive and high-demand industrial applications.
The AES Crypto core from Dillon Engineering offers robust encryption capabilities tailored for secure communications and data protection. Designed to implement the Advanced Encryption Standard (AES), this core is perfect for safeguarding sensitive information across various digital platforms. Known for its reliability and security, the AES core ensures that encryption operations are performed with high efficiency and minimal latency. With a strong focus on protection, the AES Crypto core integrates advanced cryptographic algorithms that provide a secure environment suitable for financial transactions, secure data storage, and confidential communication. The core's architecture supports various key lengths and modes of operation, accommodating the diverse security needs of users. Committed to maintaining data integrity and confidentiality, this core balances performance with heightened security measures. Able to fit into a range of systems, it provides robust solutions that meet stringent industry standards, making it a preferred choice for applications that require uncompromised data protection.
The Low Power Security Engine offers a compact yet comprehensive solution for securing IoT devices. This hardware acceleration engine provides efficient processing capabilities for encryption, hash computations, and cryptographic operations like elliptic curve scalar multiplication. Engineered for minimal power usage and to withstand side-channel and timing attacks, it features built-in support for protocols such as ECDHE and ECDSA, ensuring that devices remain secure against sophisticated threats while optimizing performance in constrained environments.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!