All IPs > Security IP > Cryptography Cores
In today's interconnected world, the importance of secure communication and data protection cannot be overstated. Cryptography cores are a crucial subset of semiconductor IPs designed to provide foundational security solutions across a variety of electronic systems. At their core, these IPs implement complex algorithms that ensure the confidentiality, integrity, and authenticity of data being processed and exchanged.
The cryptography cores available in this category offer a diverse range of features tailored to different security needs. From symmetric-key algorithms like AES to asymmetric-key systems such as RSA and ECC, these cores ensure that systems can securely encrypt and decrypt information, protecting it from unauthorized access and tampering. By embedding these cryptographic functions directly into hardware, it becomes possible to achieve faster processing speeds and higher levels of security compared to software implementations.
These semiconductor IPs are widely used in applications where data security is paramount. This includes, but is not limited to, industries such as finance, telecommunications, and healthcare. Devices utilizing cryptography cores can range from secure payment systems, ensuring safe financial transactions, to mobile devices for secure communications, to medical devices that safeguard sensitive health information. Additionally, with the rise of the Internet of Things (IoT), cryptography cores are increasingly crucial in providing secure connections for a myriad of smart devices.
By integrating cryptography cores into your designs, you not only improve security but also future-proof your products against many potential vulnerabilities. As security threats continue to evolve, having robust cryptography solutions is essential for maintaining trust and reliability in your products and services. Whether you're developing a new application or enhancing an existing one, our category of cryptography cores offers the semiconductor IP solutions you need to meet today's stringent security demands.
Overview: Cybersecurity IPs offer a range of essential security features to protect your digital assets and sensitive information. From True Random Number Generators (TRNG) to advanced encryption algorithms like AES, DES, 3DES, and cryptographic hash functions like SHA, as well as RSA for secure key exchange and digital signatures, the IPs provide a comprehensive suite of tools to safeguard your data. Key Features: True Random Number Generator (TRNG): Generates unpredictable and unbiased random numbers for cryptographic applications. Advanced Encryption Standard (AES): Provides robust encryption with symmetric key algorithms for securing data. Data Encryption Standard (DES) and Triple DES (3DES): Implement legacy encryption algorithms for data protection. Hash Functions: Includes secure cryptographic hash functions like SHA (Secure Hash Algorithm) for data integrity verification. RSA: Enables secure key exchange, encryption, and digital signatures for secure communication. These cybersecurity IPs are designed to meet the stringent security requirements of modern applications, ensuring the confidentiality, integrity, and authenticity of your data.
The Akida IP platform is a revolutionary neural processor inspired by the workings of the human brain to achieve unparalleled cognitive capabilities and energy efficiency. This self-contained neural processor utilizes a scalable architecture that can be configured from 1 to 128 nodes, each capable of supporting 128 MAC operations. It allows for the execution of complex neural network operations with minimal power and latency, making it ideal for edge AI applications in vision, audio, and sensor fusion. The Akida IP supports multiple data formats including 4-, 2-, and 1-bit weights and activations, enabling the seamless execution of various neural networks across multiple layers. Its convolutional and fully-connected neural processors can perform multi-layered executions independently of a host CPU, enhancing flexibility in diverse applications. Additionally, its event-based hardware acceleration significantly reduces computation and communication loads, preserving host CPU resources and optimizing overall system efficiency. Silicon-proven, the Akida platform provides a cost-effective and secure solution due to its on-chip learning capabilities, supporting one-shot and few-shot learning methods. By maintaining sensitive data on-chip, the system offers improved security and privacy. Its extensive configurability ensures adaptability for post-silicon applications, making Akida an intelligent and scalable choice for developers. It is especially suited for implementations that require real-time processing and sophisticated AI functionalities at the edge.
aiWare is engineered as a high-performance neural processing unit tailored for automotive AI applications, delivering exceptional power efficiency and computational capability across a broad spectrum of neural network tasks. Its design centers around achieving the utmost efficiency in AI inference, providing flexibility and scalability for various levels of autonomous driving, from basic L2 assistance systems to complex L4 self-driving operations. The aiWare architecture exemplifies leading-edge NPU efficiencies, reaching up to 98% across diverse neural network workloads like CNNs and RNNs, making it a premier choice for AI tasks in the automotive sector. It boasts an industry-leading 1024 TOPS capability, making it suitable for multi-sensor and multi-camera setups required by advanced autonomous vehicle systems. The NPU's hardware determinism aids in achieving high ISO 26262 ASIL B certification standards, ensuring it meets the rigorous safety specifications essential in automotive applications. Incorporating an easy-to-integrate RTL design and a comprehensive SDK, aiWare simplifies system integration and accelerates development timelines for automotive manufacturers. Its highly optimized dataflow and minimal external memory traffic significantly enhance system power economy, providing crucial benefits in reducing operational costs for deployed automotive AI solutions. Vibrant with efficiency, aiWare assures OEMs the capabilities needed to handle modern automotive workloads while maintaining minimal system constraints.
Polar ID is a groundbreaking biometric security solution designed for smartphones, providing a secure and convenient face unlock feature. Employing advanced meta-optic technology, Polar ID captures the polarization signature of a human face, offering an additional layer of security that easily identifies human tissue and foils sophisticated 3D mask attempts. This technology enables ultra-secure facial recognition in diverse environments, from daylight to complete darkness, without compromising on the user experience. Unlike traditional facial recognition systems, Polar ID operates using a simple, compact design that eliminates the need for multiple optical modules. Its unique capability to function in any lighting condition, including bright sunlight or total darkness, distinguishes it from conventional systems that struggle under such scenarios. Furthermore, the high resolution and precision of Polar ID ensure reliable performance even when users have their face partially obscured by sunglasses or masks. With its cost-effectiveness and small form factor, Polar ID is set to disrupt the mobile device market by making secure biometric authentication accessible to a broader range of smartphones, not just high-end models. By simplifying the integration of facial recognition technology, Polar ID empowers mobile devices to replace less secure, inconvenient fingerprint sensors, thus broadening the reach and applicability of facial biometrics in consumer electronics.
The SiFive Intelligence X280 is designed to address the burgeoning needs of AI and machine learning at the edge. Emphasizing a software-first methodology, this family of processors is crafted to offer scalable vector and matrix compute capabilities. By integrating broad vector processing features and high-bandwidth interfaces, it can adapt to the ever-evolving landscape of AI workloads, providing both high performance and efficient scalability. Built on the RISC-V foundation, the X280 features comprehensive vector compute engines that cater to modern AI demands, making it a powerful tool for edge computing applications where space and energy efficiency are critical. Its versatility allows it to seamlessly manage diverse AI tasks, from low-latency inferences to complex machine learning models, thanks to its support for RISC-V Vector Extensions (RVV). The X280 family is particularly robust for applications requiring rapid AI deployment and adaptation like IoT devices and smart infrastructure. Through extensive compatibility with machine learning frameworks such as TensorFlow Lite, it ensures ease of deployment, enhanced by its focus on energy-efficient inference solutions and support for legacy systems, making it a comprehensive solution for future AI technologies.
Up to 1M KeyEnc/sec with improved power efficiency PQPerform-Lattice is a powerful hardware-based product designed for high throughput, high-performance, and high speed. It adds post-quantum cryptography for applications that typically handle a large number of transactions, such as high-capacity network hardware applications and secure key management HSMs. Optimizable for secure boot, as well as other use-cases, PQPerform-Lattice supports FIPS 204 ML-DSA for quantum-secure digital signature verification, as well as FIPS 203 ML-KEM for quantum key exchange. PQPerform-Lattice supports AXI4, PCIe, and is deployable in multiple instances, making it a powerful solution for existing systems and infrastructure requirements.
The AES-XTS core is optimized for encryption of storage devices, providing advanced data protection by implementing the AES-XTS mode. XTS-AES is specifically designed for encrypting data storage, such as hard drives and SSDs, ensuring that sensitive information remains secure and inaccessible to unauthorized users. This core delivers high-speed encryption and decryption capabilities, making it ideal for disk encryption applications where performance is a critical factor. It adheres to the IEEE P1619 standard, which outlines the AES consistency in securing data at rest. By employing the AES-XTS core, storage devices can achieve comprehensive protection against data breaches, safeguarding important data across various storage media in personal computers, corporate databases, and portable external devices, ensuring data security and regulatory compliance.
PUFrt stands as a flagship hardware root of trust solution, incorporating PUF technology to create a unique and unclonable UID directly on the chip. This ensures robust security from the ground up, offering features such as TRNG, secure OTP, and an attack-resistant shell. The architecture of PUFrt provides a resilient foundation for semiconductor devices, helping to mitigate reverse engineering and counterfeiting risks. It integrates seamlessly with various systems, offering a trusted base for lightweight hardware security keys and full-function security coprocessors.
Trilinear Technologies' HDCP Encryption-Decryption Engine is a sophisticated solution designed to safeguard digital content as it traverses various transmission channels. This engine is compliant with the HDCP standards 1.4 and 2.3, offering robust protection mechanisms to ensure that digital media investments are secure from unauthorized access and piracy. The engine’s hardware acceleration capabilities represent a crucial advantage, significantly reducing the load on the system processor while maintaining real-time encryption and decryption functions. This not only enhances performance but also extends the operational life of the hardware involved, making it suitable for high-demand media applications across sectors such as broadcast, entertainment, and corporate environments. Trilinear’s HDCP Encryption-Decryption Engine ensures compatibility with a wide array of consumer and professional-grade video equipment, providing seamless protection without interference in media quality or transmission speed. Its flexible integration options allow it to be smoothly incorporated into existing infrastructures, whether in standalone media devices or complex SoC architectures. Supported by comprehensive software resources, the HDCP Encryption-Decryption Engine provides an all-encompassing solution that includes necessary software stacks for managing device authentication and link maintenance. Its ability to safeguard high-definition content effectively makes it an invaluable asset for entities focused on secure content delivery and rights management.
Securyzr iSSP is an advanced security lifecycle management solution, designed to offer seamless integration of security features throughout the device lifecycle. It provides a comprehensive platform for managing security tasks such as provisioning, firmware updates, security monitoring, and device identity management. The iSSP is built to facilitate zero-touch security lifecycle services, ensuring robust protection against potential cyber threats from chip to cloud. It stands out with its ability to handle post-quantum cryptography (PQC), making it future-ready and capable of addressing upcoming security challenges in an evolving digital landscape.
eSi-Crypto provides advanced features in encryption and authentication, offering an impressive suite of solutions including True Random Number Generators (TRNGs), cryptographic processing, and Public Key Acceleration. Engineered to optimize resource usage without compromising throughput, it is designed to secure devices effectively in various critical applications.
The Cyclone V FPGA with Integrated PQC Processor by ResQuant is a specialized product that comes pre-equipped with a comprehensive NIST PQC cryptography suite. This FPGA is tailored for applications requiring a robust proof-of-concept for quantum-safe implementations. It ensures seamless integration into existing systems, providing a practical platform for testing and deployment in quantum-secure environments. This product is available at a competitive price and represents an ideal starting point for entities looking to explore and adopt quantum-resilient technologies. Its configuration allows for straightforward implementation in diverse hardware infrastructures while offering a reliable option for organizations aiming to stay ahead in the evolving cyber security landscape. By incorporating the latest in cryptographic standards and ensuring vendor independence, the Cyclone V FPGA with Integrated PQC Processor by ResQuant effectively bridges current hardware technologies and future-proof security needs. It supports industry-wide applications, from IoT and ICT to automotive and military sectors, underscoring ResQuant's versatility in hardware security solutions.
The 802.11 LDPC is a high-throughput solution designed for efficient wireless communication. This product supports frame-to-frame, on-the-fly configurations, offering flexibility in decoding iterations to balance throughput and error correction. It is engineered to conform to necessary performance specifications, ensuring optimal bit-error-rate and packet-error-rate performance in wireless networks. Functionality-wise, the design excels in meeting demanding throughput requirements while maintaining superior error correction capabilities. By allowing flexible configuration of LDPC decoding iterations, the product empowers users to tailor performance based on specific needs. This flexibility is essential for networks requiring dynamic adaptation to changing conditions or varying environmental factors. Technically, the 802.11 LDPC is crafted to integrate seamlessly into existing communication infrastructures, providing robust support for maintaining high data rates even under challenging conditions. Its unique ability to balance performance and energy efficiency makes it a preferred choice for modern wireless applications, strengthening connectivity reliability across multiple devices and environments.
DolphinWare IPs is a versatile portfolio of intellectual property solutions that enable efficient SoC design. This collection includes various control logic components such as FIFO, arbiter, and arithmetic components like math operators and converters. In addition, the logic components span counters, registers, and multiplexers, providing essential functionalities for diverse industrial applications. The IPs in this lineup are meticulously designed to ensure data integrity, supported by robust verification IPs for AXI4, APB, SD4.0, and more. This comprehensive suite meets the stringent demands of modern electronic designs, facilitating seamless integration into existing design paradigms. Beyond their broad functionality, DolphinWare’s offerings are fundamental to applications requiring specific control logic and data integrity solutions, making them indispensable for enterprises looking to modernize or expand their product offerings while ensuring compliance with industry standards.
FIPS 140-3 CAVP-compliant, compact lattice-based hardware PQC engine PQPlatform-Lattice is a compact FIPS 140-3 CAVP-compliant, PQC engine that adds post-quantum support for hardware components and embedded devices, using lattice-based cryptographic algorithms such as ML-KEM (FIPS 203) for post-quantum key exchange, and ML-DSA (FIPS 204) – post-quantum digital signature verification. It provides secure acceleration of lattice-based PQC alongside support for traditional cryptography. Its use cases include strong user authentication, protecting hardware keys, and small-footprint, configurable side-channel protection. PQPlatform-Lattice is designed for minimal area as well as maximum compatibility and can be deployed with optional firmware-backed side-channel countermeasures. It is covered by multiple PQShield implementation patents.
Post-quantum Software Development Kit Provides easy-to-use software implementations of both post-quantum and classical cryptographic primitives. It’s designed with prototyping and experimentation in mind, consisting of an integration of PQShield’s PQCryptoLib library with two popular high-level cryptography libraries: OpenSSL and mbedTLS. OpenSSL: a widely-adopted secure-communication library mbedTLS: primarily intended for use in embedded system and IoT deployments
The Alcora V-by-One HS FMC daughter card by Parretto is a high-speed interface solution aimed at enhancing the connectivity of FPGA development boards with high-speed transceivers. By offering 8 RX and 8 TX lanes, the card facilitates high-throughput data transmission, supporting video resolutions such as 4K at 120Hz and 8K at 30Hz. Its dual-variant design, ranging from 41 to 51-pin headers, renders the card adaptable to diverse hardware setups, further broadening its compatibility. Additionally, two clock generators integrated within the card ensure precise synchronization by generating the necessary transceiver reference clocks and reducing jitter. This technology, developed by THine Electronics, finds its primary application in high-resolution video transmission within the flat panel display sector. The card's rich feature set and robust performance make it an ideal choice for industries demanding high-quality video output and seamless integration with existing FCA platforms.
The FPGA Pre-Trade Risk Check by Algo-Logic is designed for traders who demand real-time risk assessments before executing trades. By leveraging FPGA technology, this solution accelerates pre-trade checks by embedding them directly into hardware, reducing the typical delays encountered with software-based checks. This ensures that trades are both high-speed and secure, mitigating financial risks and protecting capital. Ideal for trading firms and exchanges, this solution upholds the integrity of high-frequency trading environments by performing rapid analysis and validation of trading orders.
Fully autonomous, FIPS 140-3 CAVP compliant PQC subsystem PQPlatform-SubSys is a cryptographic subsystem, designed to provide offloaded cryptographic services with minimal integration effort and full autonomy from an existing security subsystem, as well as configurable side-channel protection. These services include post-quantum signature generation, verification, and secure key establishment. It’s built with optimal performance in mind, as well as crypto agility with its provision of traditional, PQ/T hybrid and fully post-quantum algorithms. PQPlatform-SubSys uses its built-in RISC-V CPU independently from the surrounding system, allowing cryptographic services to be offloaded efficiently from the system processor.
SphinX delivers high-performance encryption for data security with its AES-XTS standard encryption and decryption capabilities, providing independent and non-blocking channels for each process. This product offers robust protection against unauthorized data access and manipulation, cementing its position as a reliable security component in critical systems. Supporting independent channels allows SphinX to seamlessly manage multiple streams of data without latency bottlenecks, maintaining both security and operational efficiency. Designed for rigorous environments, it ensures data protection without undermining performance, making it indispensable for financial services, secure communications, and data-intensive industries. SphinX’s architecture is optimized to offer a balance between robust encryption and necessary computation speed, addressing niche market demands for efficient and scalable security solutions. It meets high-security standards whilst maintaining flexibility and resilience, accommodating modifications and enhancements in response to evolving security challenges.
The Individual IP Core Modules by ResQuant are comprehensive components engineered to support diverse post-quantum cryptographic standards, including Dilithium, Kyber, XMSS, SPHINCS+, AES, and the SHA-2 family. These modules offer organizations the flexibility to select specific cryptographic functionalities tailored to their security needs, without the necessity of entire systems or hardware changes. Each module is designed to integrate easily into existing infrastructure, ensuring minimal disruption while enhancing security measures against potential future quantum threats. This approach allows industries to gradually implement PQC standards, ensuring a seamless transition to quantum-resistant cryptographic measures. Tailored for flexibility, the ResQuant Individual IP Core Modules can be used across a wide array of applications, from IoT devices to complex military and IT systems. By offering component-level integration, these modules empower companies to future-proof their offerings incrementally while maintaining robust security practices in their operations.
The SHA hashing core is designed to provide reliable and efficient data verification. It employs Secure Hash Algorithms (SHA) to generate distinct hash values from input data, ensuring data integrity and authentication. With its focus on high-speed operation and low resource usage, this core is ideal for environments requiring secure data handling. Supporting various SHA standards such as SHA-1, SHA-224, SHA-256, SHA-384, and SHA-512, this core caters to a wide range of cryptographic applications. It is instrumental in digital signatures, message authentication codes, and secure boot mechanisms. The implementation is optimized for both hardware and software applications, providing robust security measures essential for financial, governmental, and consumer electronics sectors needing secure data transactions and storage.
SEMIFIVE's AIoT Platform is crafted to meet the evolving needs of the AI and IoT convergence. Aimed at enabling edge computing and connecting smart devices, this platform seamlessly integrates AI processing with IoT capabilities. It is ideal for developing efficient and responsive IoT solutions that require sophisticated AI integration. By utilizing advanced process nodes, the platform ensures that the solutions are not only powerful but also energy-efficient, supporting innovations in smart home technology, connected vehicles, and industrial IoT applications.
Featuring G15, this IP is optimized for 2KB correction blocks, suitable for NAND devices with larger page sizes, such as 8KB. The design is aligned with methods seen in the G14X, but it extends its reach with longer codewords for comprehensive coverage of high-density NAND. The design supports a wide array of block sizes and configurational setups, making it highly adaptable to varying design needs. Additional error correction capabilities can be integrated based on client requirements, reinforcing its bespoke delivery.
The Securyzr Key Management System offers a robust solution integrated into Secure-IC's security ecosystem to manage cryptographic keys effectively and securely. This system ensures that key generation, distribution, and storage processes are carried out in a highly secure manner, facilitating strong encryption and digital signature functions. Its integration into a wide range of devices guarantees secure communication and data handling across various applications, making it a critical component in safeguarding sensitive data.
FIPS 140-3 CAVP-compliant, compact PQC hardware acceleration for subsystems PQPlatform-CoPro combines hash-based and lattice-based post-quantum cryptography that can be added to an existing security subsystem. It can be optimized for minimum area, maintaining high-performance, and is designed to be run by an existing CPU using PQShield-supplied firmware, meaning it involves low integration effort and flexible configurations to support a wide variety of use cases, including quantum-safe secure boot. Solutions are available for hardware acceleration of SHA-3, SHAKE, ML-KEM, ML-DSA, alongside traditional cryptography. In addition, PQPlatform-CoPro can be configured with side-channel protection. PQPlatform-CoPro is covered by multiple PQShield implementation patents.
The RISC-V CPU IP NS Class by Nuclei is specifically aimed at sectors requiring enhanced security and financial technology solutions. Built upon a versatile architecture, it is pivotal for applications in IoT security and payment systems. This processor IP leverages the RISC-V standard to offer customizable configurations, optimized through its Verilog-based development, to enhance readability and effectiveness in debugging, contributing to superior PPA performance. Nuclei’s NS Class equips developers with flexible tools to adapt the processor to varied system requirements, making use of extensive RISC-V extensions and the opportunity for user-defined instructions. The IP’s security features are robust, featuring TEE support and a physical security package, ensuring complete security for sensitive data. Additionally, it complies with functional safety standards such as ASIL-B and ASIL-D, which are crucial in environments requiring stringent safety compliance. In essence, the NS Class stands out for its ability to secure and optimize financial transactions and data protection in IoT applications. Its flexibility in configuration and comprehensive security measures make it a reliable choice for demanding and sensitive technology applications.
The G13/G13X series is tailored for 512B correction blocks, particularly used in NAND setups with 2KB to 4KB page sizes. While both variants are crafted to manage the demands of SLC NAND transitions to finer geometries, the G13X allows for correction of a higher number of errors. Designed to fit seamlessly into existing controller architectures, it enables extensions of current hardware and software capabilities without extensive new investments. It offers area optimization through parameter adjustments and supports a range of channel configurations for broad applicability.
AndeSoft SW Stack encompasses a comprehensive set of software building blocks and middleware optimized for AndesCore processors. This rich collection includes operating systems, libraries, drivers, and middleware components, all meticulously designed to enhance software development speed and quality. By providing ready-to-use components, AndeSoft enables developers to focus on crafting their application-specific solutions, significantly reducing time-to-market. Its seamless integration with AndeSight IDE further enhances development efficiency, supporting diverse operating systems and being adaptable to various processor configurations for optimal performance.
The AES-GCM core is developed for authenticated encryption, delivering enhanced data protection through a combination of encryption and integrity assurance. AES-GCM (Galois/Counter Mode) is a mode of operation for AES that offers authenticated encryption, which is crucial for secure communications requiring both confidentiality and authenticity. This core is designed for high-performance environments, ensuring minimal latency while maximizing throughput. It is suitable for a variety of applications including secure network communications, storage encryption, and high-speed data transfer systems. With its integrated authentication mechanisms, the AES-GCM core protects data against unauthorized modifications and ensures secure, tamper-proof communication channels, making it indispensable for industries like financial services, telecommunications, and cloud computing where data integrity and confidentiality are paramount.
The AES Encrypt/Decrypt IP provided by Secantec offers a highly secure solution for data encryption and decryption, supporting 128, 192, and 256-bit key lengths. Adhering to the Advanced Encryption Standard (AES), this IP ensures that data confidentiality is maintained across various platforms and applications. With its comprehensive encryption capability, this IP is pivotal in protecting sensitive data against unauthorized access, making it indispensable in secure communication systems, data storage solutions, and more. It provides a robust security framework that can be implemented efficiently within existing infrastructures. By leveraging the versatility of AES algorithms, the IP can be seamlessly integrated into a wide range of environments, from high-performance computing systems to portable devices requiring secure data channels. Its design ensures minimal latency and resource overhead, delivering a swift and reliable encryption mechanism.
The AES standard modes core is designed for secure encryption applications, adhering to the Advanced Encryption Standard (AES). It offers reliable and efficient encryption capabilities essential for safeguarding sensitive data across various platforms. Developed with a robust architecture, this core ensures optimal performance in both resource-constrained and high-throughput environments. The core supports multiple AES modes including ECB, CBC, CFB, OFB, and CTR, making it versatile for different encryption needs. It provides high security and flexibility, essential for applications such as telecommunications, storage, and secure communication networks. By incorporating this core into their systems, users can meet stringent security standards while enjoying ease of integration and minimal resource consumption.
The FPGA Lock Core is an innovative FPGA solution designed to secure FPGAs and hardware against unauthorized access and counterfeiting, leveraging a Microchip ATSHA204A crypto authentication IC. It reads a unique ID, generates a 256-bit challenge, and uses secure hashing to verify the hardware's authenticity, ensuring hardware integrity in sensitive applications like military and medical fields. This solution allows hardware protection against IP theft by enforcing authentication and disables FPGA functionality if unauthorized access is detected. The core utilizes minimal logic resources and one FPGA pin, communicating through a bidirectional open drain link. The clarity of this system is enhanced by providing the core in VHDL, allowing users to thoroughly understand its functionality, supported by example designs on Cyclone10 and Artix 7 boards, catering to both Intel and Xilinx FPGA platforms. Complementing this security measure is the Key Writer Core, which allows programming of custom secret keys into the ATSHA204A in situ on assembled boards, ensuring a seamless integration with the FPGA Lock system. Available for various FPGA platforms, the Efinix version, distributed with TRS Star, expands its applicability, with webinars and user guides offering in-depth implementation insights.
TerraPoiNT from NextNav represents a groundbreaking advance in Position, Navigation, and Timing (PNT) systems by providing a resilient alternative to GPS. This system is particularly designed to function in environments where GPS is traditionally weak, such as indoors or urban areas. It delivers secure, fully encrypted signals resistant to spoofing and jamming. By relying on a network of terrestrial transmitters rather than satellite data alone, TerraPoiNT offers significantly stronger signal strength, providing a critical PNT solution capable of ensuring uninterrupted operational capability. NextNav’s TerraPoiNT system is built on an extensive network of low-cost broadcast beacons and integrates seamlessly with existing GPS/GNSS technologies for improved navigation accuracy. The system utilizes a frequency-flexible waveform and operates independently from communication networks, guaranteeing its independence and resilience. Moreover, the solution incorporates components like Timing as a Service (TaaS), vital for maintaining synchronized systems across industries requiring precise timing. The network is engineered to support various industry standards and has demonstrated superior performance metrics according to evaluations by the Department of Transportation. TerraPoiNT also includes cybersecurity measures to detect and mitigate GPS interference, making it a vital component for infrastructure protection. Its utility is further amplified by partnerships with major integrated circuit manufacturers, enhancing the applicability of NextNav’s technological innovations across industries like telecommunications and critical infrastructure.
The IPSEC Core by Algotronix is designed to secure IP communications by providing robust encryption and authentication mechanisms. Essential for ensuring data confidentiality and integrity over IP networks, this core is suitable for embedding into network devices and systems aimed at safeguarding data against potential interception or tampering. Catering to a broad range of IP-based communication systems, the IPSEC Core offers flexibility and reliability, making it a preferred choice for developers focusing on secure data exchange methods. The ease of integration allows for its deployment in both new and existing network architectures, underpinning secure transmissions across increasingly complex digital environments. Its wide acceptance and deployment in secure communications underscore the IPSEC Core's effectiveness in delivering critical security features, thus supporting enterprises in protecting sensitive data across diverse network topologies.
FIPS 140-3 CAVP compliant ultra-fast, compact, and power efficient secure hash acceleration PQPlatform-Hash is a power side-channel accelerator, supporting a wide range of Hash-Based Signature Schemes (HBSS). PQPlatform-Hash deploys tried-and-tested HBSS including quantum-safe LMS and XMSS (not hybrid). It provides acceleration of HBSS in embedded devices, especially where high throughput is required, or resource constraints necessitate minimal additional area. For example, PQPlatform-Hash is a solution for secure first-stage boot loading with hash-based signature schemes. HBSS offer different trade-offs of memory/area to lattice-based schemes, and as a result, PQPlatform-Hash is ideally suited for smaller key sizes, larger signature sizes, and processing times for key generation, signature generation and verification.
NeoPUF is a pioneering hardware security solution aimed at enhancing the protection of semiconductor devices. Leveraging physical unclonable function (PUF) technology, NeoPUF generates unique identifiers for each chip, providing an essential root of trust for secure applications. This capability is crucial in environments where robust data security is paramount, such as IoT, AI, and automotive sectors. Unlike traditional security measures that rely on stored keys, NeoPUF derives keys directly from the inherent physical characteristics of the silicon, making it resistant to cloning and reverse engineering. This approach ensures that each device can authenticate itself and safeguard sensitive information without exposing it to potential threats. Such a methodology significantly strengthens the overall security infrastructure of modern digital systems. NeoPUF not only facilitates secure communication but also aids in protecting intellectual property against piracy and counterfeiting. It is a versatile technology that integrates smoothly into existing systems and requires no additional hardware, minimizing costs while maximizing security. As security becomes an increasingly critical aspect of semiconductor design, NeoPUF stands out as a forward-thinking solution ready to meet the challenges of emerging technologies.
PUFcc is an all-encompassing Crypto Coprocessor that delivers key generation, storage, and complete crypto operations in one solution. It builds on the PUFrt's hardware root of trust, offering secure boot, OTA updates, TLS, and key management. Its comprehensive design includes NIST-certified cryptographic algorithms, customizable for a wide range of IoT applications. PUFcc simplifies SoC design with standardized control interfaces and secure memory access, enhancing system security effortlessly.
The QUIC Protocol Core is designed to facilitate ultrafast data transfers over the internet, making it ideal for modern web applications that require secure and reliable data transmission. It fully implements the QUIC protocol, known for its efficiency and built-in security, including support for TLS 1.3, which underpins the core. This design offers a robust hardware logic system that handles packet encryption and decryption, significantly offloading these tasks from the CPU to enhance overall system performance. The core's architecture ensures minimal latency and maximum throughput, making it suitable for applications that demand rapid, encrypted network communications without compromising on speed. By offloading the primary CPU, the QUIC Protocol Core allows efficient CPU resource management, contributing to reduced operating costs in data-intensive environments. It is particularly beneficial in high-frequency trading, video conferencing, and gaming, where low latency and high security are critical. Further enhancing its appeal, the core integrates efficiently with existing FPGA-based systems, providing a versatile solution for upgrading network communication capabilities. Its scalability allows it to cater to varying data processing demands, while its energy-efficient design helps minimize power consumption. The QUIC Protocol Core therefore offers a compelling proposition for industries seeking to optimize their high-speed data transmission infrastructure.
The Customizable Cryptography Accelerator offered by ResQuant is designed to meet varied client needs with an extensive array of configurable options. It integrates seamlessly with all NIST PQC standards like Dilithium, Kyber, XMSS, and SPHINCS+, and is extendible with additional algorithms, including customer-specific implementations. The accelerator is built to be DPA, timing, and SCA resistant, and is AXI 4 ready, ensuring robust protection in a variety of applications. This innovation allows for customizable tuning in performance and size, addressing the specific security requirements of customers from various industries. The accelerator demonstrates ResQuant's commitment to flexibility and adaptability, enabling clients to implement cutting-edge encryption with ease. With ongoing enhancements to extend its capabilities, the accelerator stands as a critical component in defenses against future computational threats posed by quantum technologies. In addition to its technical capabilities, the ResQuant Customizable Cryptography Accelerator is engineered for efficient power use and minimized physical footprint, making it suitable for integration into a wide range of hardware setups. This solution underscores ResQuant's dedication to delivering high-security standards and unmatched versatility in cryptographic processing solutions.
The MACSEC Core provides an essential building block for implementing Ethernet data security, supporting protocols crucial for protecting data at the MAC layer in network infrastructure. It ensures confidentiality and integrity of the communications, making it invaluable for environments where data transmission security is paramount. A vital tool for network security, the MACSEC Core integrates seamlessly into various network processors, offering robust security for both small-scale and extensive network architectures. It stands out for its efficiency in encrypting and authenticating Ethernet packets, ensuring data remains protected from eavesdropping and unauthorized access. Designed for versatile network applications, the MACSEC Core can easily adapt to existing network configurations, enabling quick deployment and teeming with existing systems, thereby enhancing overall network security without extensive reconfigurations.
Alma Technologies' Ultra-High Throughput 8/10/12-bit JPEG Encoder is crafted for top-tier compression performance, designed to manage high-resolution images with remarkable speed. This encoder supports both 8-bit standard-compliant and extended 10/12-bit lossless and lossy compression, making it versatile enough to handle a multitude of professional imaging needs across different sectors like broadcasting, medical imaging, and space exploration. The architecture of this encoder emphasizes parallel processing capabilities, allowing it to maintain high throughput rates even with the most demanding image resolutions. By employing a scalable engine framework, it delivers unprecedented compression speeds while preserving exceptional image quality, thereby providing visually lossless outputs that maintain the original image integrity across various compression settings. Integration into both FPGA and ASIC systems is seamless, thanks to its system-independent design, which supports flexible interfacing and low-resource utilization. The encoder is optimized to accommodate adjustable data flows and manage real-time processing requirements without sacrificing efficiency. This makes it an invaluable resource for applications needing rapid data processing and transmission without compromising quality,"category_ids":[283], "supported_process_nodes":[], "tech_specs":[],"features":[],"applications":[],"part_number":null,"power_watts":null,"supply_voltage_volts":null}],"company_country_iso_code":null,"services":["soft-ip","custom-ip"],"outsourcing_services":[]} This versatile JPEG IP core by Alma Technologies is designed to facilitate high-speed compression of images, supporting 8-bit baseline and 10/12-bit extended modes. Catering specifically to both standard and advanced image compression needs, these cores effectively handle diverse data formats including grayscale and full color with various chroma subsampling options like 4:4:4, 4:2:2, and 4:2:0. The IP cores deliver exceptional performance through lossless or configurable lossy compression, making them adaptable to different application requirements, whether they are for high-quality imaging or storage-efficient compression solutions. Despite the complex demands of high-speed image processing, these JPEG cores maintain a streamlined operation with an intuitive interface that supports user control over the compression process without requiring significant computing resources. Additionally, their robust rate control mechanisms ensure consistency across frames, providing reliable quality maintenance even at different compression levels. Moreover, the IP core's flexible architecture allows for seamless integration into existing systems, with well-balanced power and space consumption. This makes them ideally suited for implementation in both FPGA and ASIC platforms, guaranteeing impressive reliability and outstanding image fidelity, supporting a wide range of mixed-media applications across industries. Please include this elsewhere. The AES Block Cipher IP has already been modernized. Also, it seems like only the JPEG encoder has been featured. I could review the rest of the website. vulnerabilities across the H.264 suite. Perhaps the JPEG LS Encoder and its parts. Alma Technologies' AES Block Cipher IP is designed to provide high-performance encryption and decryption capabilities essential for secure data transmission. This IP core supports a wide range of cipher modes, including ECB, CBC, CFB, OFB, CTR, and GCM, accommodating various encryption standards while maintaining flexibility and efficiency. Its robust architecture ensures effective performance, enabling the integration of secure communication protocols into hardware devices without compromising speed or security. 11 These AES cores are crafted to offer top-notch encryption ability, emphasizing compact design suitable for both FPGA and ASIC implementations. The modular framework of the AES IP allows for easy updates and adaptations to meet changing security landscapes without extensive system overhauls. The integration of these cores guarantees adherence to stringent data security requirements, making them ideal for use in sensitive applications such as secure communications, financial transactions, and personal data protection. Ease of use is a significant feature of this IP, supported by a straightforward interface that simplifies its implementation into existing systems. Its design considers low power consumption while ensuring high throughput rates, offering an optimal balance of energy-efficiency and encryption performance. This makes it a suitable addition for any security-centric applications demanding superior confidentiality mechanisms in data handling processes.9 Alma Technologies' Ultra-High Throughput 8/10/12-bit JPEG Encoder is crafted for top-tier compression performance, designed to manage high-resolution images with remarkable speed. This encoder supports both 8-bit standard-compliant and extended 10/12-bit lossless and lossy compression, making it versatile enough to handle a multitude of professional imaging needs across different sectors like broadcasting, medical imaging, and space exploration. The architecture of this encoder emphasizes parallel processing capabilities, allowing it to maintain high throughput rates even with the most demanding image resolutions. By employing a scalable engine framework, it delivers unprecedented compression speeds while preserving exceptional image quality, thereby providing visually lossless outputs that maintain the original image integrity across various compression settings. Integration into both FPGA and ASIC systems is seamless, thanks to its system-independent design, which supports flexible interfacing and low-resource utilization. The encoder is optimized to accommodate adjustable data flows and manage real-time processing requirements without sacrificing efficiency. This makes it an invaluable resource for applications needing rapid data processing and transmission without compromising quality. 8 Easy setup with appropriate provisions was placed. Other relevant IP, such as the AES Block Cipher IP, for wider applicability should be added. Do ensure that the data is clean and structured. Please return the other parts. PIECE GLOSSESSphinx Publishing ":[5270] The AES Block Cipher IP is modernized in strategies. According to their desired configurations, adapting a non-portable blocking access and utilizing modern processing techniques. Alma Technologies' AES Block Cipher IP offers high-performance encryption and decryption capabilities essential for secure data transmission. This IP core supports multiple cipher modes including ECB, CBC, CFB, OFB, CTR, and GCM, enabling compatibility with various secure applications while maintaining flexibility and efficiency. Its comprehensive architecture ensures strong performance, facilitating the integration of secure communication protocols into devices without compromising speed or security. The AES cores emphasize a compact design suitable for both FPGA and ASIC implementations, offering superior encryption capabilities with customizable settings. The IP accommodates various updates and security adaptations without requiring significant system overhauls, adhering to strict data encryption standards. Designed with ease of use in mind, these cores feature straightforward interfaces for seamless integration. High throughput rates are maintained alongside low power consumption, making them an optimal choice for applications requiring robust data protection like secure communications and financial transactions.8clusion.9ging. Easy_trans!setup with appropriate provisions was pla...
The QDID PUF is an innovative hardware experience designed to generate a unique cryptographic identity through quantum tunneling current variations. Utilizing standard CMOS processes, it taps into randomness deriving from oxide thickness variations and defect distribution in gate oxide, creating a robust hardware root-of-trust. This enables the establishment of secure architectures by providing on-the-fly identity generation that does not rely on memory storage, making it resistant to side-channel and machine learning attacks. The QDID PUF is especially noteworthy for its high entropy seed generation, supporting customizable security strengths up to 256 bits, and is designed with built-in resistance against secret leakage through advanced countermeasures. The technology is thoroughly tested under diverse environmental conditions, consistently maintaining reliability and longevity, and has achieved extensive verification across major fabs including TSMC, GF, and UMC across various process nodes in Bulk CMOS, FDSOI, and FinFET technologies. It enables key generation and device authentication, serving as a cornerstone for secure provisioning and post-quantum cryptography, thus supporting various applications in device identification, supply chain security, and more. Successfully verified under NIST standards, QDID PUF ensures excellent performance across voltage, temperature, and ageing tests, offering a robust solution for future-proof IoT device integration.
Suite-Q SW is a versatile cryptographic software library offered by PQ Secure, tailored to optimize code size, stack usage, and performance for diverse device specifications. Available in both high-speed assembly and portable C code, it suits a variety of embedded processors ranging from 8-bit to 64-bit platforms. This software solution ensures that memory-constrained devices can still maintain robust security features without sacrificing critical system resources. Compatible with general-purpose and specialized CPUs, Suite-Q SW supports hardware offload, enhancing processing efficiency across different applications. Key functionalities include support for various symmetric and asymmetric cryptographic standards, aligning with global security protocols. Suite-Q SW offers customization options to balance speed and memory use, meeting specific performance criteria while providing thorough validation tests and performance metrics for seamless integration into existing systems.
The AES Core by Algotronix is a sophisticated solution tailored for securing data using advanced encryption methods. This core supports various encryption modes such as ECB, CBC, CTR, CFB, OFB, CCM, GCM, and XTS, which cater to a wide array of applications requiring different levels and methods of data protection. The flexibility in supported modes allows for tailored implementations in different security-critical environments. This encryption core is known for its deployment among prominent defense electronics organizations, and it has been operational within several NATO member states, testifying to its high-level security assurance and operational readiness in sensitive global contexts. Offered typically in source code form, the AES Core ensures that users can perform thorough security audits and tailor enhancements specific to their security policies and infrastructural needs. This capability positions Algotronix's offering as an optimal choice for organizations prioritizing stringent security postures.
Ocean Logic's AES Encryption Core represents a robust and reliable solution for securing data across numerous platforms. Renowned for its certification and extensive validation in silicon on both FPGA and ASIC, this IP core has established credibility and trust among a diversified customer base. The AES core has seen nearly 60 successful implementations, underlining its reliability in providing robust data security. This encryption core complies with stringent security standards, ensuring data integrity and confidentiality. It is subject to Australia's Export Control regulations, qualifying it for international deployment across numerous key markets worldwide. Such widespread recognition indicates its versatility and adaptability to meet various encryption needs. For businesses and organizations prioritizing data security, Ocean Logic's AES Encryption Core offers a proven, high-performance solution. Its design facilitates seamless integration into existing systems, providing a comprehensive encryption capability while maintaining operational efficiency. The IP core stands as an ideal choice for companies looking to fortify their security measures with a trusted, efficient, and scalable encryption architecture.
Designed as a public key algorithm coprocessor, the FortiPKA-RISC-V stands out for its ability to streamline operations typically bogged down by Montgomery domain transformations. This component is tailored for high performance in embedded systems, ensuring enhanced data security through its advanced modular multiplication and robust protection against SCA and FIA. Particularly suited for secure System on Chip (SoC) integration, FortiPKA-RISC-V offers significant performance improvements without increasing area constraints.
The RISC-V CPU IP NI Class by Nuclei is engineered for artificial intelligence and advanced driver assistance systems (ADAS), as well as video processing. It supports a robust computing environment with features tailored to high-intensity applications. The NI Class IP is crafted with configurability at its core, allowing users to select and implement features as needed. Developed with Verilog, it ensures clarity in code and effectiveness in debugging, optimizing the processor's performance, power, and area metrics. Supported by a wide variety of RISC-V extensions, the NI Class also facilitates user-defined instruction enhancements for tailored application use. The security features are formidable, with TEE support and a physical security package to protect sensitive data and operations. Compliance with industrial safety standards such as ASIL-B and ASIL-D makes the NI Class a secure and resilient choice for high-demand applications in AI and ADAS. Overall, the RISC-V CPU IP NI Class exemplifies Nuclei’s commitment to developing powerful, secure, and adaptable processing solutions. Its focus on AI and video applications marks it as a leading choice for forward-looking technological advancements.
PhantomBlu is a milestone in tactical communications, providing high-performance, data-rich connectivity solutions tailored for defence environments. Delivering on-the-move gigabit connectivity capabilities, it is designed to support demanding applications in mission-critical scenarios. With independently configurable options as PCP (hub) or STA (client), this solution excels in providing high-speed tactical communications over extensive ranges, making it indispensable in strategic defence operations. The platform leverages Blu Wireless’s advanced mmWave technology to ensure low SWAP (size, weight, and power) features, crucial for mobile and portable military applications. This adaptability and lack of reliance on cabled networks ensure PhantomBlu is not only agile but also highly effective across diverse operational environments. Through meticulous design, PhantomBlu supports interoperability with existing and future military assets, thereby extending the life and usability of defence communications infrastructure. By enabling high-bandwidth networks and low-latency communications, it stands as a cornerstone for modern defence strategies, allowing rapid data exchange vital for decision-making in fast-evolving tactical circumstances.
The CANsec Controller Core is engineered to enhance the security of CAN networks by integrating robust cryptographic protocols and mechanisms that protect data integrity and confidentiality. This cutting-edge solution is tailored for automotive applications, providing an extra layer of security to combat the rising threats in vehicle systems as they increasingly connect to broader networks and the internet. CAN networks, widely used in vehicular communications, were originally designed without security in mind. This leaves them vulnerable to potential cyber-attacks, which is where the CANsec Controller Core comes into play. It bolsters the data transmission network by encrypting messages and authenticating commands, thus significantly mitigating the risk of interception or malicious tampering. With its seamless integration capabilities, the CANsec Controller Core can be adopted without major modifications to existing network infrastructures, making it an ideal choice for gradual implementation in both new and legacy systems. Its flexibility and robust security features make it an invaluable tool for manufacturers aiming to enhance the security resilience of their automotive technologies while adhering to evolving industry standards.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!