All IPs > Processor > Wireless Processor
In the rapidly evolving world of connectivity, wireless processor semiconductor IPs have become essential components for a wide array of modern electronic devices. These IPs serve as the backbone for devices requiring communication capabilities without physical connections. Typical applications include smartphones, wearables, IoT devices, and advanced embedded systems, where seamless wireless communication enhances user experience and functionality.
Wireless processor semiconductor IPs integrate multiple functionalities such as RF transceivers, baseband processors, and digital signal processing capabilities. This integration allows for efficient handling of various wireless communication standards like Bluetooth, Wi-Fi, LTE, and emerging 5G technologies. By incorporating these IPs, designers can develop compact, energy-efficient devices that maintain high-performance levels, crucial for meeting the demands of today’s connected world.
The design and delivery of wireless processor semiconductor IPs require a high degree of technical expertise and precision engineering. Companies often seek these IPs from specialized providers to ensure compliance with international standards and to expedite time-to-market. These IPs provide a flexible foundation upon which companies can build specialized products tailored to unique operational requirements, whether for consumer electronics, automotive communication systems, or industrial IoT solutions.
Furthermore, advancements in wireless processor semiconductor IPs continue to foster innovation across industries. With the increasing demand for smart devices and interconnected systems, these IPs will remain pivotal in driving forward new applications and services. As the global push toward more efficient and ubiquitous wireless communication continues, wireless processor semiconductor IPs are set to play a central role in shaping the future landscape of digital connectivity and interaction.
The xcore.ai platform is designed to power the intelligent Internet of Things (IoT) by combining flexibility and performance efficiency. With its distinctive multi-threaded micro-architecture, it allows for low-latency and predictable performance, crucial for IoT applications. Each xcore.ai device is equipped with 16 logical cores distributed over two tiles, each with integrated 512kB SRAM and a vector unit capable of handling both integer and floating-point operations. Communication between processors is facilitated by a robust interprocessor communication infrastructure, enabling scalability for systems requiring multiple xcore.ai SoCs. This platform supports a multitude of applications by integrating DSP, AI, and I/O processing within a cohesive development environment. For audio and voice processing needs, it offers adaptable, software-defined I/O that aligns with specific application requirements, ensuring efficient and targeted performance. The xcore.ai is also equipped for ai and machine learning tasks with a 256-bit VPU that supports various operations including 32-bit, 16-bit, and 8-bit vector operations, offering peak AI performance. The inclusion of a comprehensive development kit allows developers to explore its capabilities through ready-made solutions or custom-built applications.
Dillon Engineering's 2D FFT core is specifically engineered for two-dimensional digital signal processing, offering critical enhancements in data throughput and resource efficiency. This core is crafted to process two-dimensional data inputs efficiently, making it a perfect fit for image processing and other applications requiring extensive multidimensional data manipulation. The design capitalizes on medium speed and resource usage, using internal or external memory between FFT engines to optimize the data-flow pipeline. This configuration allows the core to handle complex data structures with precision, crucial for industries relying on heavy data processing, such as image analysis and computational graphics. Backed by Dillon’s innovative ParaCore Architect™ technology, the 2D FFT IP ensures adaptable and precise implementation in various FPGA or ASIC contexts. It offers users the flexibility to efficiently address complex data processing challenges, cementing Dillon Engineering's reputation as a leader in advanced signal processing solutions.
The ORC3990 is a groundbreaking LEO Satellite Endpoint SoC engineered for use in the Totum DMSS Network, offering exceptional sensor-to-satellite connectivity. This SoC operates within the ISM band and features advanced RF transceiver technology, power amplifiers, ARM CPUs, and embedded memory. It boasts a superior link budget that facilitates indoor signal coverage. Designed with advanced power management capabilities, the ORC3990 supports over a decade of battery life, significantly reducing maintenance requirements. Its industrial temperature range of -40 to +85 degrees Celsius ensures stable performance in various environmental conditions. The compact design of the ORC3990 fits seamlessly into any orientation, further enhancing its ease of use. The SoC's innovative architecture eliminates the need for additional GNSS chips, achieving precise location fixes within 20 meters. This capability, combined with its global LEO satellite coverage, makes the ORC3990 a highly attractive solution for asset tracking and other IoT applications where traditional terrestrial networks fall short.
The 802.11ah HaLow Transceiver from Palma Ceia is optimized for IoT and mobile device applications demanding long battery life and extended range. Operating under the Wi-Fi HaLow standard, the transceiver provides minimal power consumption while ensuring significant connectivity distances. By supporting a variety of modulation bandwidths—1 MHz, 2 MHz, and 4 MHz—it remains highly adaptable to varying application needs. A standout feature of this transceiver is its low-noise, direct-conversion receiver which supports a highly linear RF path and integrated DC correction, ensuring clean signal reception even in challenging environments. The use of a balanced architecture in the receiver allows for processing a range of signal strengths, which enhances communication reliability over extended distances. With comprehensive interface support, including options for SPI, JTAG, UART, and I2C, the transceiver is ready for integration into a multitude of electronic systems. Its capabilities make it ideal for a range of IoT applications, from building security systems to smart metering and environmental sensing solutions, providing the connectivity backbone these applications require while adhering to stringent power efficiency requirements.
The RAIV General Purpose GPU (GPGPU) epitomizes versatility and cutting-edge technology in the realm of data processing and graphics acceleration. It serves as a crucial technology enabler for various prominent sectors that are central to the fourth industrial revolution, such as autonomous driving, IoT, virtual reality/augmented reality (VR/AR), and sophisticated data centers. By leveraging the RAIV GPGPU, industries are able to process vast amounts of data more efficiently, which is paramount for their growth and competitive edge. Characterized by its advanced architectural design, the RAIV GPU excels in managing substantial computational loads, which is essential for AI-driven processes and complex data analytics. Its adaptability makes it suitable for a wide array of applications, from enhancing automotive AI systems to empowering VR environments with seamless real-time interaction. Through optimized data handling and acceleration, the RAIV GPGPU assists in realizing smoother and more responsive application workflows. The strategic design of the RAIV GPGPU focuses on enabling integrative solutions that enhance performance without compromising on power efficiency. Its functionality is built to meet the high demands of today’s tech ecosystems, fostering advancements in computational efficiency and intelligent processing capabilities. As such, the RAIV stands out not only as a tool for improved graphical experiences but also as a significant component in driving innovation within tech-centric industries worldwide. Its pioneering architecture thus supports a multitude of applications, ensuring it remains a versatile and indispensable asset in diverse technological landscapes.
eSi-Comms provides a comprehensive suite of Communications IP tailored for modern ASIC designs, excelling in parameterization to suit various air interface standards. It includes a wide range of OFDM based MODEM and DFE IPs pivotal for crafting both custom and standards-based communication solutions. The platform supports several contemporary communication standards such as 4G, 5G, and Wi-Fi, and is highly optimized for power, performance, and area. Its sophisticated architecture facilitates simple streaming interfaces, thorough error correction through Viterbi and Reed-Solomon codecs, as well as advanced DSP for synchronization and signal processing. This IP solution is particularly advantageous for designing software-defined radio systems, leveraging EnSilica’s expertise in signal processing and hardware acceleration. The eSi-Comms IP is silicon-proven, with components ready for seamless integration into a range of wireless applications such as remote metering and cellular networks, offering a blend of flexibility and dedicated processing power for efficient communication system development.
The PCS2100 is a Wi-Fi HaLow IoT STA/Client modem chip that plays an integral role in expanding IoT networks by fulfilling client-side needs based on the IEEE 802.11ah specification. Operating in sub-gigahertz frequencies, it facilitates long-range communication capabilities ideal for IoT networks, significantly extending the connectivity range up to a kilometer or more under optimal conditions. This modem chip is built for efficiency in power consumption, making it advantageous for battery-powered devices in high-density networks. With features like Target Wake Time (TWT) and Resource Allocation Windowing (RAW), devices can achieve extended battery life while maintaining reliable performance metrics. It ensures seamless communication using scalable bandwidths from 755 MHz to 928 MHz, addressing a wide variety of regional standards. Engineered with robust connectivity in mind, the PCS2100 ensures stability using advanced features like OFDM transmission and variable modulation coding schemes, which enhance throughput and connectivity reliability. Its support for WPA3 security protocols underscores its design focus on protecting data integrity and providing secure wireless communication. Ideal for smart city deployments and industrial IoT applications, this chip simplifies network management while offering flexibility in application-specific deployments, facilitated by comprehensive software support and hardware interoperability options.
The Spiking Neural Processor T1 from Innatera is a groundbreaking microcontroller optimized for ultra-low power always-on sensing applications. Integrating a RISC-V core with an SNN-based processing engine, the T1 operates at sub-milliwatt power levels, enabling advanced signal processing and AI capabilities close to the sensor. This microcontroller effectively offloads sensor data processing, allowing for rapid pattern recognition and efficient power usage in latency-sensitive and power-constrained devices. Key among its features is a nimble 32-bit RISC-V core, supported by 384 KB of embedded SRAM. The innovative spiking neural network engine allows for the real-time inference of complex patterns, mirroring brain-like behavior in processing tasks while keeping power dissipation minimal. Its capabilities facilitate applications such as activity recognition in wearables and high-accuracy signal processing in acoustic sensors. The T1 is packaged in a compact WLCSP form factor and supports diverse interfaces including QSPI, I2C, UART, JTAG, and GPIO, making it adaptable to various sensor configurations. Additionally, developers can leverage the T1 Evaluation Kit and Talamo SDK, which provide a robust platform for developing and optimizing applications harnessing the T1’s unique processing strengths.
The H.264 FPGA Encoder and CODEC Micro Footprint Cores is an ITAR-compliant, licensable core aimed at FPGAs and offers 1080p60 H.264 Baseline support. Renowned for being the industry's smallest and fastest FPGA core, it boasts minimal latency of just 1ms at 1080p30. This core can be customized for various pixel depths and resolutions, making it versatile for various applications. Besides encoding, it also handles H.264 Codecs and I-Frame only encoding efficiently. The design targets high compatibility with various FPGA families, demonstrating robust adaptability and high performance in embedded systems. Its minimalistic footprint does not compromise on speed or quality, and users are afforded the flexibility to adapt the core to their project requirements seamlessly. Through its customization features, the H.264 FPGA Encoder and CODEC is perfect for applications that demand high resolution and low delay processing in video compression, offering scalable solutions to enhance system compatibility. An evaluation license is offered for interested parties, encouraging exploration and integration in diverse project settings.
Functioning as a comprehensive cross-correlator, the XCM_64X64 facilitates efficient and precise signal processing required in synthetic radar receivers and advanced spectrometers. Designed on IBM's 45nm SOI CMOS technology, it supports ultra-low power operation at about 1.5W for the entire array, with a sampling performance of 1GSps across a bandwidth of 10MHz to 500MHz. The ASIC is engineered to manage high-throughput data channels, a vital component for high-energy physics and space observation instruments.
The RWM6050 Baseband Modem is a cutting-edge component designed for high-efficiency wireless communications, ideally suited for dense data transmission environments. This modem acts as a fundamental building block within Blu Wireless's product portfolio, enabling seamless integration into various network architectures. Focusing on addressing the needs of complex wireless systems, the RWM6050 optimizes data flow and enhances connectivity capabilities within mmWave deployments. Technical proficiency is at the core of RWM6050's design, targeting high-speed data processing and signal integrity. It supports multiple communication standards, ensuring compatibility and flexibility in diverse operational settings. The modem's architecture is crafted to manage substantial data payloads effectively, fostering reliable, high-bandwidth communication across different sectors, including telecommunications and IoT applications. The RWM6050 is engineered to simplify the setup of communication networks and improve performance in crowded signal environments. Its robust design not only accommodates the challenges posed by demanding applications but also anticipates future advancements within wireless communication technologies. The modem provides a scalable yet efficient solution that meets the industry's evolving requirements.
The XCM_64X64_A is a powerful array designed for cross-correlation operations, integrating 128 ADCs each capable of 1GSps. Targeted at high-precision synthetic radar and radiometer systems, this ASIC delivers ultra-low power consumption around 0.5W, ensuring efficient performance over a wide bandwidth range from 10MHz to 500MHz. Built on IBM's 45nm SOI CMOS technology, it forms a critical component in systems requiring rapid data sampling and intricate signal processing, all executed with high accuracy, making it ideal for airborne and space-based applications.
LightningBlu is a sophisticated mmWave connectivity solution explicitly designed for high-speed rail environments. This advanced system offers continuous, on-the-move multi-gigabit connectivity between trackside infrastructure and trains, ensuring seamless internet access, entertainment services, and real-time updates for passengers. Operating within the 60 GHz spectrum and compliant with IEEE 802.11 ad and ay standards, LightningBlu provides robust and efficient wireless communication for the rail industry. The LightningBlu system's standout feature is its ability to maintain reliable service even at speeds of over 300 km/h, enhancing the passengers' travel experience with fast and dependable connectivity. Its architecture allows for dynamic interaction between train-mounted and trackside units, facilitating uninterrupted data transfer essential for modern transport needs. This product not only addresses current connectivity requirements but also positions itself as a future-proof solution adaptable to evolving technological landscapes. Adopting a highly functional design, LightningBlu effectively eliminates the dependency on cabled infrastructure, making it an ideal choice for upgrading existing rail systems or deploying in new corridors. By supporting innovative services and enhancing passenger contentment, LightningBlu contributes significantly to modernizing the rail sector, aligning with the increasing push towards digital transformation in mass transit.
The iCan PicoPop® System on Module offers a compact solution for high-performance computing in constrained environments, particularly in the realm of aerospace technology. This system on module is designed to deliver robust computing power while maintaining minimal space usage, offering an excellent ratio of performance to size. The PicoPop® excels in integrating a variety of functions onto a single module, including processing, memory, and interface capabilities, which collectively handle the demanding requirements of aerospace applications. Its efficient power consumption and powerful processing capability make it ideally suited to a range of in-flight applications and systems. This solution is tailored to support the development of sophisticated aviation systems, ensuring scalability and flexibility in deployment. With its advanced features and compact form, the iCan PicoPop® System on Module stands out as a potent component for modern aerospace challenges.
The L5-Direct GNSS Receiver by oneNav is a revolutionary component designed to enhance navigation precision and resilience against signal interference. This receiver focuses solely on the L5 band, avoiding the limitations tied to the legacy L1 signals typically affected by interference and offering a modern alternative to satellite navigation. With its unique technology, it maintains accurate location tracking even in deep urban areas or locations with high signal disruption risks. Equipped with oneNav's proprietary Application Specific Array Processor (ASAP), the receiver efficiently acquires L5 signals, ensuring consistent performance without sacrificing sensitivity or reaction time. Emphasizing independence from the L1 signal, it utilizes a single RF chain design to simplify antenna placement and minimize overall system complexity and size, making it highly suitable for compact devices like wearables and IoT systems. The receiver also boasts compatibility with various satellite constellations including GPS, Galileo, QZSS, and BeiDou, providing comprehensive global coverage. Its design incorporates machine learning technologies to counteract multipath errors, enhancing accuracy in urban environments. Its low power requirements make it an excellent choice for applications demanding long battery life, such as asset tracking and remote monitoring.
The UltraLong FFT core from Dillon Engineering is engineered for high-performance digital signal processing in FPGAs and ASICs, leveraging extended lengths for versatile applications. Known for its medium speed and high usage of external memory, this IP accommodates complex data processing demands by using dual FFT engines, optimizing throughput relative to memory bandwidth constraints. Its architecture is ideal for applications extending beyond the limitations of simple radix-2 structures. This IP is adept at balancing workload between hardware resources with medium logic and memory usage. Such balance ensures efficient processing, especially advantageous in applications necessitating extensive data transformations while maintaining resource efficiency. Dillon’s UltraLong FFT is strategically crafted to fit within FPGA architectures like Xilinx, enabling effortless integration and customization to meet bespoke industry requirements. The UltraLong FFT core benefits significantly from Dillon’s ParaCore Architect™ utility, making it highly adaptable to varied processing speeds and performance needs. Engineers can seamlessly retarget this core across different platforms, ensuring flexibility in deployment and implementation success, crucial for next-generation signal processing solutions.
The SoC Platform by SEMIFIVE is designed to streamline the system-on-chip (SoC) development process, boasting rapid creation capabilities with minimal effort. Developed using silicon-proven IPs, the platform is attuned to specific domain applications and incorporates optimized design methodologies. This results in reduced costs, minimized risks, and faster design cycles. Fundamental features include a domain-specific architecture, pre-verified IP components, and hardware/software bring-up tools ready for activation, ensuring seamless integration and high performance. Distinct attributes of the SoC Platform involve leveraging a pre-configured and thoroughly validated IP pool. This preparation fosters swift adaptation to varying requirements and presents customers with rapid time-to-market opportunities. Additionally, users can benefit from a reduction in engineering risk, supported by silicon-proven elements integrated into the platform's design. Whether it's achieving lower development costs or maximizing component reusability, the platform ensures a comprehensive and tailored engagement model for diverse project needs. Capabilities such as dynamic configuration choices and integration of non-platform IPs further enhance flexibility, accommodating specialized customer requirements. Target applications range from AI inference systems and AIoT environments to high-performance computing (HPC) uses. By managing every aspect of the design and manufacturing lifecycle, the platform positions SEMIFIVE as a one-stop partner for achieving innovative semiconductor breakthrough.
The PCS1100 is a Wi-Fi 6E transceiver designed to offer state-of-the-art wireless connectivity using the 6 GHz spectrum. The transceiver is part of Palma Ceia's commitment to next-generation internet standards, integrating advanced features that enhance network throughput and performance. With its 4x4:4 architecture, it surpasses performance requirements for high-density environments, ensuring that connectivity is not only fast but also stable and reliable over extended periods. Designed with future-proofing in mind, the PCS1100 supports multi-gigabit data rates, making it a particularly suitable choice for environments that demand high-speed internet solutions, such as corporate networks, public venues, and densely populated residential areas. It leverages high-density modulation schemes to help provide significant improvements in both speed and network capacity, which are pivotal in advanced connectivity applications. The PCS1100 is equipped with robust security features to safeguard data transmission, a necessity in the modern landscape where data protection is paramount. Its capability to function efficiently in diverse spectrum environments makes it a flexible solution adaptable to varying regional regulations and requirements. The design ensures that power consumption is minimized, which is a crucial factor for maintaining network reliability and longevity.
hellaPHY Positioning Solution is an advanced edge-based software that significantly enhances cellular positioning capabilities by leveraging 5G and existing LTE networks. This revolutionary solution provides accurate indoor and outdoor location services with remarkable efficiency, outperforming GNSS in scenarios such as indoor environments or dense urban areas. By using the sparsest PRS standards from 3GPP, it achieves high precision while maintaining extremely low power and data utilization, making it ideal for massive IoT deployments. The hellaPHY technology allows devices to calculate their location autonomously without relying on external servers, which safeguards the privacy of the users. The software's lightweight design ensures it can be integrated into the baseband MCU or application processors, offering seamless compatibility with existing hardware ecosystems. It supports rapid deployment through an API that facilitates easy integration, as well as Over-The-Air updates, which enable continuous performance improvements. With its capability to operate efficiently on the cutting edge of cellular standards, hellaPHY provides a compelling cost-effective alternative to traditional GPS and similar technologies. Additionally, its design ensures high spectral efficiency, reducing strain on network resources by utilizing minimal data transmission, thus supporting a wide range of emerging applications from industrial to consumer IoT solutions.
The Human Body Detector from Microdul AG is an ultra-low-power sensor designed to significantly enhance energy efficiency in wearable devices. It operates by detecting the presence of a human body, thus enabling devices to switch to low-power modes when not in use. This functionality is particularly beneficial for devices like fitness trackers and smartwatches, where conserving battery life is crucial. The sensor's static operation capability further aids in reducing unnecessary power consumption, ensuring that devices remain operational for extended periods. Utilizing advanced sensing technology, this detector provides reliable performance even in dynamic environments. Its compact design makes it suitable for integration into various wearable formats without compromising on comfort or functionality. The sensor's versatility ensures adaptability across a wide range of applications, enhancing device functionality through intelligent power management. Ideal for IoT and wearable applications, the Human Body Detector stands out due to its efficiency and precision. With Microdul's expertise in ultra-low-power design, this sensor is crafted to meet the demands of modern device users who require durable and energy-efficient solutions.
Dillon Engineering's Pipelined FFT core is tailored to meet the demands of continuous-stream, efficient signal processing with minimal memory use. This architecture is optimized for applications demanding low-latency data streams with a one-butterfly-per-rank configuration that offers considerable efficiency improvements over traditional FFT methods. This core represents a balance between logic utilization and operational speed, capitalizing on a pipelined layout that ensures continuous data processing flow – a feature highly sought after in real-time applications. Such a layout is ideal for industries where consistent throughput is essential, significantly enhancing operational performance in dense processing environments. The Pipelined FFT's design is supported by Dillon’s ParaCore Architect™ utility, ensuring that it can be effectively integrated into different digital logic platforms quickly. Its configuration supports both fixed and floating-point datasets, broadening its applicability across diverse computational scenarios while minimizing the overhead usually associated with high-speed data transformations.
The RISC-V CPU IP NX Class by Nuclei targets high-performance applications in the field of storage, augmented reality (AR), virtual reality (VR), and artificial intelligence (AI). This IP encompasses a 64-bit architecture designed to meet the processing demands of complex computational tasks, providing a powerful solution for environments requiring significant processing capabilities and robust data handling. With an emphasis on expanding application possibilities, the NX Class IP is geared towards enhancing the performance and efficiency of forward-thinking technology applications. The NX Class is characterized by a comprehensive feature set, including support for a wide range of RISC-V extensions that facilitate complex computation. The architecture supports both single and dual-issue scenarios, offering scalability for developers to optimize performance based on specific application requirements. This flexibility means that developers can tailor the IP to suit a broad range of use cases, from immersive AR/VR experiences to data-intensive AI processing operations. Security and safety protocols are integral to the NX Class IP, with built-in support for trusted execution environments and advanced security features that safeguard data across various platforms. This emphasis on security ensures the IP can be deployed confidently across critical applications, maintaining data integrity and performance standards. By integrating extensive toolset support, including SDKs and development boards, Nuclei equips developers with the resources necessary to fully exploit the capabilities of its IP offerings.
The Domain-Specific RISC-V Cores from Bluespec are engineered to facilitate hardware acceleration in a streamlined and efficient manner. By packaging accelerators as software threads, these cores deliver high concurrency and efficient system performance. The scalability embedded in this technology caters to a range of application needs, enabling systematic hardware acceleration for developers and organizations aiming to optimize RISC-V implementations.
PUFhsm is a sophisticated Embedded Hardware Security Module designed for automotive chips and complex applications requiring high-level security compliance. It acts as an isolated security enclave, featuring a dedicated CPU, cryptographic engines, and multifunctional software modules. These components work collectively to deliver secure operations across various critical processes such as secure boot, secure updates, and lifecycle management. Complying with the EVITA-Full standard, PUFhsm provides unparalleled protection against advanced threats targeting automotive systems. The module’s architecture supports seamless integration with PUFrt, enhancing tamper resistance and secure key storage, while promoting a streamlined design process through standardized protocols. The flexibility and scalability of PUFhsm allow designers to address and meet rigorous security requirements efficiently, without detracting from system performance. Its comprehensive suite of features makes it an invaluable tool for developers aiming to optimize security in high-reliability domains, accelerating time-to-market for cutting-edge applications in automotive and beyond.
Palma Ceia’s NB-IoT (LTE Cat NB1) Transceiver is engineered to meet the 3GPP Release 13 standards, with options to operate in a Release 14-compliant mode. This transceiver supports both high-performance receiving and transmitting functionalities, achieving and often exceeding the specified regulatory demands with considerable margin. On the receiving side, critical features such as a low noise figure and high input third-order intercept point ensure the device can handle a broad array of input signals while achieving efficient signal processing. The transceiver specifically targets low-power applications, with a keen focus on minimizing current consumption across its operations. The NB-IoT transceiver also offers impressive analog interface options conducive to FPGA testing and silicon integration, boasting a high degree of programmability via an intuitive SPI interface. This makes it particularly advantageous for developers seeking an adaptable component to fit unique test and deployment scenarios, bolstered by thorough documentation and technological support.
PCS2500 is a sophisticated Wi-Fi HaLow access point designed for deploying extensive IoT networks using the foundation of the IEEE 802.11ah specification. Functioning at sub-gigahertz frequencies, it serves as a cornerstone in establishing long-range wireless connectivity, maintaining robust communication with devices situated at significant distances, potentially exceeding a kilometer. Crafted to work effectively in high-density settings, PCS2500 excels at managing dense IoT traffic with advanced network management features like Resource Allocation Windowing (RAW) and Target Wake Time (TWT), reducing power consumption and enhancing data transmission efficiency. Its design supports operations across several regional frequency regulations, ensuring adaptability and sustained performance across various geographic locations. Supporting the connection of numerous client devices, PCS2500 operates with scalability in mind, aiming at lowering system contention and maximizing throughput. With its stringent security measures, including WPA3 and advanced encryption protocols, it fulfills the increasing demand for secure wireless communication in industrial and commercial applications. The AP offers integration flexibility with its ability to interface seamlessly through various standard protocols, ensuring easy deployment in existing network architectures.
The Blazar Bandwidth Accelerator Engine serves as a pivotal component for boosting FPGA applications. This engine is specifically engineered to enhance in-memory compute capabilities, thus enabling high-bandwidth activities with reduced latency. Each Blazar device integrates in-memory computation, facilitating operations at unprecedented speeds required for modern high-demand applications.\n\nWith features such as 640 Gbps bandwidth and support for dual-port memory, the Blazar Engine is apt for applications that require mass data processing at a rapid pace. Moreover, the optional inclusion of 32 RISC cores amplifies its computational capacity, making it exceptionally versatile for tasks such as SmartNIC and SmartSwitch metering. These engines are indispensable for environments where efficient data aggregation and processing are crucial, such as in network infrastructure and communication systems.\n\nThe Blazar Engine's architecture not only supports vast read/write operations but also enhances system efficiency by minimizing the external commands required for memory operations. This reduces the overall load on FPGA resources, thereby streamlining processes and accelerating time-to-market for new technologies. Its design speaks to the needs of cutting-edge 5G and Next-Gen communication systems that strive for high throughput at lower capital investment.
PhantomBlu represents Blu Wireless's advanced mmWave solution tailored for military and defense applications. It is engineered to deliver secure, high-performance tactical communications in diverse and challenging environments. The system's low-SWAP (size, weight, and power) design is versatile, featuring configurations capable of acting as both PCP (hub) and STA (client), thereby ensuring reliable communication in dynamic and fast-moving scenarios. PhantomBlu operates without the need for traditional fiber optics or wired networks, leveraging available mmWave spectrum to facilitate seamless interoperability across legacy and new defense systems. This flexibility makes it an essential asset in modern warfare, providing data-rich, mission-critical connectivity that adapts swiftly to operational requirements. PhantomBlu's design supports stealthy, gigabit-speed communications crucial for mission efficacy and situational awareness. Emphasizing ease of integration and deployment, PhantomBlu contributes to transforming tactical communication landscapes by improving throughput and reducing latency. Its robust architecture ensures optimal performance even under demanding conditions, catering to the defense sector's growing reliance on rapid data exchange and real-time information sharing.
The Mixed Radix FFT core developed by Dillon Engineering offers enhanced versatility for FFT calculations, especially when dealing with non-radix-2 lengths. This core combines various radix configurations, including radix-2, 3, 5, and 7, to accommodate a broader spectrum of input signal lengths, thereby enhancing computational flexibility in diverse applications. Its architecture supports medium speed and memory usage, with medium logic utilization, making it well-suited for processes requiring adaptive data transformation capabilities. This capability is particularly beneficial for applications where data input does not conform to standard length constraints, offering engineers a tailored solution for complex signal processing needs. The Mixed Radix FFT employs Dillon's innovative ParaCore Architect™ technology, enabling swift adaptation to varying hardware settings. A valuable contribution to the array of FFT solutions, this IP stands at the forefront of flexibility, providing a robust platform for engineers to implement advanced digital signal processing tasks with ease and precision.
Dillon Engineering's Load Unload FFT core stands out with its focused utility in fast data throughput scenarios within FPGA and ASIC applications. It features a streamlined process for loading and unloading data efficiently, vital for maintaining high processing speeds in dense data environments. This architecture offers improved input/output handling, ensuring minimal latency and supporting intricate signal processing applications. Designed to excel in scenarios where rapid data manipulation is crucial, the Load Unload FFT offers a comprehensive solution to FFT data management, enhancing overall system performance. By integrating high-speed buffer management and optimizing data flow, this core effectively handles vast quantities of data with precision, serving industries that depend on real-time data analytics. The core is engineered for flexibility, compliant with Dillon's advanced design processes that ensure reliable performance across a spectrum of technological applications. The Load Unload FFT’s design is a testament to Dillon's commitment to providing adaptable, high-quality solutions that significantly enhance digital signal processing efficiency.
memBrain™ is a neuromorphic memory technology that enhances edge AI processing capabilities through its innovative design. Using SuperFlash® technology, memBrain™ efficiently handles deep neural network computations, particularly excelling in Vector Matrix Multiplication (VMM) for AI inference. Its unique architecture reduces system latency and energy consumption by storing synaptic weights directly within the memory cells. memBrain™ improves the performance of AI models by facilitating massive Multiply-Accumulate (MAC) operations directly in the storage array, minimizing the need for external DRAM. This approach not only accelerates AI processing but also substantially cuts down on power usage and cost, making it ideal for edge applications requiring deep learning tasks like image and voice recognition. The technology supports seamless integration with existing systems, offering superior power savings and better inference latency compared to conventional digital DSP and SRAM/DRAM methods. The memBrain™ product line is continuously evolving, aiming to accommodate larger and more complex neural networks efficiently.
Suite-Q HW is a comprehensive system-on-chip design featuring a suite of standardized cryptographic protocols essential for secure communication. Built for both high-end servers and low-end embedded systems, Suite-Q HW incorporates a unique hardware accelerator that performs efficient symmetric and asymmetric cryptographic operations. This system targets the diverse processing demands of different hardware environments, with distinct configurations based on processor core selection, connectivity options, and clock frequency adjustments. The Suite-Q HW solution integrates several cryptographic standards, including classical public-key cryptography like ECDSA and post-quantum cryptography methods such as isogeny-based and lattice-based cryptography. It ensures enhanced execution efficiency by offloading compute-intensive tasks, featuring a True Random Number Generator (TRNG) compliant with NIST standards, along with classical algorithms like AES and SHA, and emerging post-quantum schemes. Its capability for CPU offload alongside optional Differential Power Analysis (DPA) countermeasures makes it a flexible choice for a range of applications. Designed for ease of integration across SoC and FPGA architectures, Suite-Q HW brings substantial power savings and validated security measures. With built-in testbenches and known-answer test vectors, developers are equipped with essential tools for verification and synthesis. These features combined position Suite-Q HW as an ideal scalable architecture ready to meet the performance and security demands of both current encryption standards and future quantum-safe protocols.
The Parallel FFT core from Dillon Engineering exemplifies a robust solution for high-performance signal processing tasks, designed with an architecture conducive to maximizing data throughput. Utilizing a full parallel configuration, this core minimizes memory usage while achieving fast data processing speeds, ideally suited for scenarios demanding rapid FFT computations, even exceeding 25 GSPS under optimal conditions. This core’s architecture is particularly beneficial for implementations where consistent speed and memory efficiency are essential. It achieves this by employing constant twiddle factors to simplify multipliers and reduce logic usage, thereby enhancing processing efficiency. This makes the Parallel FFT core an ideal candidate for shorter length FFT operations, typically up to 128 points. Engineers benefit from its seamless integration into numerically intensive applications, where speed and resource utilization are critical. The Parallel FFT’s ability to manage high-speed calculations efficiently makes it a valuable asset for sectors relying on clear, rapid data transformations, ensuring consistent and high-fidelity signal processing capabilities.
The RW612 Wireless MCU from NXP is a highly integrated, low-power solution designed for tri-radio wireless communications. With its extensive support for multiple wireless protocols, including Wi-Fi, Bluetooth, and 802.15.4, this MCU caters to a range of applications in IoT, smart home, and industrial automation sectors. Its architecture is optimized for low-energy consumption, making it ideal for devices where battery life is critical. Key to the RW612's design is its ability to maintain robust connectivity across various environments while facilitating seamless interoperability with other devices. This makes it a versatile choice for applications that demand reliable wireless communication, such as security systems, sensor networks, and home automation. The MCU's design also supports advanced power management techniques to further extend battery life without compromising performance. Moreover, the security features embedded in the RW612 enable secure data transactions and prevent unauthorized access, an essential consideration in modern IoT deployments. This MCU's rich feature set and energy-efficient operation significantly advance NXP's offerings for wireless connectivity solutions, thereby catering to the growing need for smart and efficient communication technologies across diverse platforms.
SEMIFIVE's HPC Platform is engineered to meet the demanding requirements of high-performance computing, combining powerful processing capabilities with robust infrastructure to handle large-scale computations efficiently. Utilizing ARM Cortex cores alongside cutting-edge memory interfaces, this platform targets expansive applications such as cloud servers and network processors. The platform's architecture is optimized for hyperscale data centers, providing PCIe Gen5 interfaces and advanced support for DDR6 memory modules. This configuration facilitates the rapid processing of high volumes of data while maintaining enhanced power efficiency and operational reliability. Aimed at accelerating developments in AI and network computing, the HPC Platform supports a scalable, high-throughput environment essential for modern computational challenges. It allows flexibility in design and scalability, ensuring that businesses can develop solutions that adapt to evolving technological landscapes while achieving optimal performance.
The SBR7065 is a variant of the NB-IoT transceiver which includes a built-in power amplifier (PA), enhancing its performance for LTE applications. This development seeks to maintain the device's ultra-low-power characteristic while optimizing transmission capabilities for extended range and improved signal integrity. By embedding PA, the transceiver achieves heightened communication efficiency without a significant energy footprint, crucial for applications where maintaining strong network connections is essential. This feature makes it suitable for large-scale IoT applications where consistency and reliability are vital. The SBR7065 demonstrates SaberTek's commitment to providing solutions that not only address industry demands for greater connectivity but also prioritize sustainable energy usage. Its deployment in smart metering and environmental monitoring underscores its potential in evolving digital infrastructure.
The EOS S3 platform by QuickLogic integrates low-power voice processing capabilities within a compact framework. Utilized primarily in edge IoT devices, it is designed to deliver energy-efficient performance, making it an ideal choice for battery-dependent applications. This SoC solution facilitates extensive voice recognitions and commands, further enhancing connectivity and the user experience while minimizing the device's power requirements.
NXP Trimension UWB solutions are designed to provide accurate position and distance measurements, making them ideal for a variety of applications in automotive, industrial, and consumer markets. Leveraging ultra-wideband technology, these solutions offer high precision, low latency, and robust security to enable seamless interactions between devices. The Trimension UWB portfolio integrates features such as secure ranging and positioning capabilities to support emerging use cases in proximity authentication, asset tracking, and location-based services. The development of Trimension UWB builds on NXP's strong foundation in connectivity and RF systems, providing solutions that are incredibly versatile. Whether in smart access systems or tracking systems in factories, these ultra-wideband solutions facilitate high-precision interactions in densely populated radio environments. The technology's low-power consumption and scalability make it especially suited for battery-powered devices, enhancing the capabilities of connected consumer products, wearables, and IoT applications. Moreover, Trimension UWB's interoperability with other RF technologies and its potential application in the automotive industry further highlight its importance. In automotive contexts, UWB can enable keyless entry systems or facilitate car-to-infrastructure communications, driving innovation in next-generation vehicle architectures. Through its commitment to developing advanced UWB solutions, NXP reinforces its position as a pioneer in secure, wireless technology systems.
The RT568 Bluetooth 5 Low Energy RF Transceiver by Rafael Micro embodies the advancement in Bluetooth technology with its support for ultra-low power applications. It is specifically crafted for seamless connectivity in a wide variety of IoT applications, from wearable devices to smart home products. With a data rate capacity of 2Mb/s, this transceiver integrates effortlessly with MCUs, SoCs, and various controllers via an SPI interface. It achieves a high sensitivity level, facilitating robust and reliable wireless communication while maintaining low power consumption, essential for battery-operated devices. Engineered with a small die size, the RT568 is ideal for devices where space is at a premium. It provides reliable performance with minimal interference, ensuring devices can communicate effectively even in crowded radio environments, making it central to the future of interconnected technologies.
The DP8051XP is an ultra-high performance , speed- optimized softcore, of a single-chip, 8-bit embedded controller, intended to operate with fast (typically on-chip) and slow (off-chip) memories. The core was designed with a special concern about the performance to power-consumption ratio. This ratio is extended by the PMU – an advanced power management unit. The DP8051XP softcore is 100% binary-compatible with an industry-standard 8051 8-bit microcontroller. There are two configurations of the DP8051XP: Harvard, where internal data and program buses are separated, and von Neumann, with common program and external data bus The DP8051XP has a Pipelined RISC architecture and executes 120-300 million instructions per second. Dhrystone 2.1 benchmark program runs from 11.46 to 15.55 times faster than the original 80C51 at the same frequency. The same C compiler was used for benchmarking of the core vs 80C51 with the same settings. This performance can be also exploited to great advantage in low- power applications, where the core can be clocked over ten times slower than the original implementation, without performance depletion. The DP8051XP is delivered with a fully automated test bench and a complete set of tests , allowing easy package validation at each stage of the SoC design flow. Each of DCD’s 8051 Cores has built-in support for a proprietary Hardware Debug System called DoCD™. It is a real-time hardware debugger, which provides debugging capability of a whole System-on-Chip (SoC). Unlike other on- chip debuggers, the DoCD™ provides non-intrusive debugging of a running application. It can halt, run, step into or skip an instruction, and read/write any contents of the microcontroller, including all registers, internal and external program memories, and all SFRs, including user-defined peripherals. ALL DCD’S IP CORES ARE TECHNOLOGY AGNOSTIC, ENSURING 100% COMPATIBILITY WITH ALL FPGA AND ASIC VENDORS.
The MIPS Atlas Series is designed to bring efficiency and intelligence to the edge of technology. Focusing on physical AI platforms, it integrates sensing, thinking, and action capabilities into a cohesive unit. This series is pivotal for industries like autonomous driving and industrial automation, where it supports complex AI-driven processes. The Atlas Series platforms provide a suite of compute subsystems that effectively leverage real-time data for timely decisions. These subsystems are equipped to handle a variety of sensor inputs, enabling responsive and adaptive actions in diverse environments. This capability ensures that platforms can operate autonomously with precision and safety. Incorporating the latest advancements in AI, the Atlas Series uses a robust RISC-V architecture, providing developers with the tools for optimizing AI models and improving operational efficiency. This makes the Atlas Series highly adaptable to the needs of evolving technological landscapes, supporting cutting-edge applications by integrating seamlessly with existing infrastructures.
The Akeana 100 Series is a family of 32-bit RISC-V processors engineered for deeply embedded applications requiring ultra-small size and low power consumption. These processors are ideal for real-time computation, with a range of memory systems, including cache to closely-coupled memory (CCM) blocks, enhancing efficiency for embedded systems. They feature in-order execution with a short pipeline, making them suitable for control-intensive tasks in compact IoT devices. Designed to accommodate a variety of configurations, the Akeana 100 Series provides up to 64 KB data and instruction caches and supports a physical address width of 32 bits. The series is optimized for microcontrollers in devices like smart speakers, smart home appliances, and wearables, where area efficiency and power constraints are crucial design considerations. The processors can be customized with additional options such as increased cache sizes and extension of physical memory protection. This level of configurability ensures developers can tailor the processors to their exact needs, balancing performance and cost for adaptive applications.
The Akeana 1000 Series comprises 64-bit processors that offer performance and data computation capabilities suitable for a multitude of applications, including automotive ADAS and industrial automation. These processors are designed with both in-order and out-of-order execution architectures, providing significant flexibility for developers looking to match computational requirements precisely. Supporting multi-threading capabilities, the Akeana 1000 Series can handle high-throughput tasks efficiently, making it adept for edge computing and smart devices. The processors are engineered with an advanced microarchitecture capable of dispatching dual-issue instructions to quad-issue width configurations, ensuring robust performance across different usage scenarios. Customization options include a range of instruction caches and extensions like scalar cryptographic and vector capabilities. This allows developers to optimize the processors' features for specific applications, enhancing both performance and compatibility with various operating systems such as Linux and Android.
The Akeana 5000 Series represents the pinnacle of high-performance RISC-V processing, engineered for applications demanding leading-edge computational power like data centers and cloud infrastructure. This series supports innovative features like multi-threading and rich OS environments, offering a flexible architecture capable of scaling across numerous cores and executing complex, compute-intensive tasks. The 5000 Series processors are highly customizable, with broad configuration options such as 6- to 10-wide issue architectures and extensive memory management capabilities. Implementations in this series are optimized for virtualization, high-frequency operations, and running sophisticated operating systems such as Android or Linux, facilitating seamless integration into current tech ecosystems. Advanced security and performance features like scalar cryptographic extensions and vector processing units enhance the processors' utility in sensitive and data-heavy applications. This versatility makes the Akeana 5000 Series the chosen solution for next-generation, high-stakes computing environments, ensuring maximum efficiency and reliability in large-scale systems.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!