All IPs > Multimedia > JPEG
JPEG semiconductor IPs form the backbone of a variety of multimedia applications, making them essential for efficient image compression and processing across different platforms. These IPs offer high-performance solutions for encoding and decoding JPEG images, which is crucial for maintaining image quality while reducing file sizes.
In today's digital age, where multimedia content is pervasive, the need for effective image compression technologies is greater than ever. JPEG semiconductor IPs serve this need by providing robust algorithms that can handle complex image data with precision and speed. These IPs are integral to the functionality of digital cameras, smartphones, and other devices that manage and display high volumes of images. By incorporating JPEG IPs, manufacturers can ensure that their devices deliver superior image quality without compromising on storage or transmission efficiency.
In the category of JPEG semiconductor IPs, you'll find a variety of solutions tailored to different application needs. Whether it's for high-end consumer electronics or industrial imaging solutions, these IPs are designed to cater to diverse requirements, offering a balance of performance, power consumption, and area efficiency. Additionally, the flexibility of these IPs allows them to be integrated into a range of systems, offering scalability and adaptability for developers.
These semiconductor IPs play a crucial role in the multimedia ecosystem, supporting the seamless exchange of visual data across multiple devices and networks. As the demand for high-resolution images continues to rise, JPEG IPs will remain a vital component, evolving alongside new technological advancements to meet the challenges of modern multimedia applications.
The KL730 is a third-generation AI chip that integrates advanced reconfigurable NPU architecture, delivering up to 8 TOPS of computing power. This cutting-edge technology enhances computational efficiency across a range of applications, including CNN and transformer networks, while minimizing DDR bandwidth requirements. The KL730 also boasts enhanced video processing capabilities, supporting 4K 60FPS outputs. With expertise spanning over a decade in ISP technology, the KL730 stands out with its noise reduction, wide dynamic range, fisheye correction, and low-light imaging performance. It caters to markets like intelligent security, autonomous vehicles, video conferencing, and industrial camera systems, among others.
Overview: The Camera ISP IP is an Image Signal Processing (ISP) IP developed for low-light environments in surveillance and automotive applications, supporting a maximum processing resolution of 13 Mega or 8Mega Pixels (MP) at 60 frames per second (FPS). It offers a configurable ISP pipeline with features such as 18x18 2D/8x6 2D Color Shading Correction, 19-Point Bayer Gamma Correction, Region Color Saturation, Hue, and Delta L Control functions. The ISP IP enhances image quality with optimal low-light Noise/Sharp filters and offers benefits such as low gate size and memory usage through algorithm optimization. The IP is also ARM® AMBA 3 AXI protocol compliant for easy control via an AMBA 3 APB bus interface. Specifications: Maximum Resolution: o Image: 13MP/8MP o Video: 13MP @ 60fps / 8MP @ 60fps Input Formats: Bayer-8, 10, 12, 14 bits Output Formats: o DVP: YUV422, YUV444, RGB888 - 8, 10, 12 bits o AXI: YUV422, YUV444, YUV420, RGB888 - 8, 10, 12 bits Interface: o ARM® AMBA APB BUS interface for ISP system control o ARM® AMBA AXI interface for data o Direct connection to sensor stream data (DVP) o Features: Defective Pixel Correction: On-The-Fly Defective Pixel Correction 14-Bit Bayer Channel Gain Support: Up to x4 / x7.99 with Linear Algebra for Input Pixel Level Adjustment Gb/Gr Unbalance Correction: Maximum Correction Tolerance Gb/Gr Rate of 12.5% 2D Lens-Shading Correction: Supports 18x18 / 8x6 with Normal R/Gb/Gr/B Channel Shading Correction and Color Stain Correction High-Resolution RGB Interpolation: Utilizes ES/Hue-Med/Average/Non-Directional Based Hybrid Type Algorithm Color Correction Matrix: 3x3 Matrix Bayer Gamma Correction: 19 points RGB Gamma Correction: 19 points Color Enhancement: Hue/Sat/∆-L Control for R/G/B/C/M/Y Channels High-Performance Noise Reduction: For Bayer/RGB/YC Domain Noise Reduction High-Resolution Sharpness Control: Multi-Sharp Filter with Individual Sharp Gain Control Auto Exposure: Utilizes 16x16 Luminance Weight Window & Pixel Weighting Auto White Balance: Based on R/G/B Feed-Forward Method Auto Focus: 2-Type 6-Region AF Value Return
The AI Camera Module from Altek is a versatile, high-performance component designed to meet the increasing demand for smart vision solutions. This module features a rich integration of imaging lens design and combines both hardware and software capacities to create a seamless operational experience. Its design is reinforced by Altek's deep collaboration with leading global brands, ensuring a top-tier product capable of handling diverse market requirements. Equipped to cater to AI and IoT interplays, the module delivers outstanding capabilities that align with the expectations for high-resolution imaging, making it suitable for edge computing applications. The AI Camera Module ensures that end-user diversity is meaningfully addressed, offering customization in device functionality which supports advanced processing requirements such as 2K and 4K video quality. This module showcases Altek's prowess in providing comprehensive, all-in-one camera solutions which leverage sophisticated imaging and rapid processing to handle challenging conditions and demands. The AI Camera's technical blueprint supports complex AI algorithms, enhancing not just image quality but also the device's interactive capacity through facial recognition and image tracking technology.
The xcore.ai platform by XMOS is a versatile, high-performance microcontroller designed for the integration of AI, DSP, and real-time I/O processing. Focusing on bringing intelligence to the edge, this platform facilitates the construction of entire DSP systems using software without the need for multiple discrete chips. Its architecture is optimized for low-latency operation, making it suitable for diverse applications from consumer electronics to industrial automation. This platform offers a robust set of features conducive to sophisticated computational tasks, including support for AI workloads and enhanced control logic. The xcore.ai platform streamlines development processes by providing a cohesive environment that blends DSP capabilities with AI processing, enabling developers to realize complex applications with greater efficiency. By doing so, it reduces the complexity typically associated with chip integration in advanced systems. Designed for flexibility, xcore.ai supports a wide array of applications across various markets. Its ability to handle audio, voice, and general-purpose processing makes it an essential building block for smart consumer devices, industrial control systems, and AI-powered solutions. Coupled with comprehensive software support and development tools, the xcore.ai ensures a seamless integration path for developers aiming to push the boundaries of AI-enabled technologies.
Altek's 3D Imaging Chip is a breakthrough in the field of vision technology. Designed with an emphasis on depth perception, it enhances the accuracy of 3D scene capturing, making it ideal for applications requiring precise distance gauging such as autonomous vehicles and drones. The chip integrates seamlessly within complex systems, boasting superior recognition accuracy that ensures reliable and robust performance. Building upon years of expertise in 3D imaging, this chip supports multiple 3D modes, offering flexible solutions for devices from surveillance robots to delivery mechanisms. It facilitates medium-to-long-range detection needs thanks to its refined depth sensing capabilities. Altek's approach ensures a comprehensive package from modular design to chip production, creating a cohesive system that marries both hardware and software effectively. Deployed within various market segments, it delivers adaptable image solutions with dynamic design agility. Its imaging prowess is further enhanced by state-of-the-art algorithms that refine image quality and facilitate facial detection and recognition, thereby expanding its utility across diverse domains.
The DSC Decoder by Trilinear Technologies delivers high-performance video compression capabilities for applications demanding real-time display stream processing. Encapsulated in robust silicon-proven IP, the decoder supports Display Stream Compression (DSC) standards, allowing for efficient compression and decompression of high-definition video streams. This ensures seamless video quality while optimizing the use of data transmission channels and saving bandwidth. A vital component of modern multimedia systems, the DSC Decoder is particularly valuable in industries where image quality and transmission efficiency are critical, such as in broadcasting, telecommunications, and advanced surveillance systems. By implementing industry-standard interfaces for configuration and operation, the decoder achieves smooth interoperability with a wide range of host systems and devices, simplifying its integration into existing digital infrastructures. Trilinear Technologies' DSC Decoder is optimized for low power consumption without sacrificing performance. This focus on energy efficiency makes it ideal for portable and battery-powered devices that demand prolonged operational times without frequent recharging. Its real-time decoding capability ensures that even high-definition streams up to 16K can be managed effectively, providing high-detail video output in a variety of formats and resolutions. The integration of the DSC Decoder is facilitated by detailed support documentation and software stacks that make it easier for developers to incorporate the IP into systems with varied architectural foundations. Whether deployed in consumer electronics or professional AV installations, this decoder ensures high-quality video output with reduced latency, meeting the demands of modern digital workflows and multimedia needs.
High-resolution Image Processing IP Performance 4K60p@400MHz (600MHz for display interface) Features Support various color format : YUV420, YUV422, YUV444, and RGB Up-/Down-scaler x1/8~x8 : selectable scaler algorithm with Bi-cubic and Lanczos Two scalers, connected to DRAM and display/direct I/F respectively, operating at different ratios at the same time (configurable to one scaler option) Color space conversion : YUV2RGB and RGB2YUV, coefficient downloadable Optional features Crop and digital zoom : scaling on cropped region Flip : horizontal and vertical 3rd Party interfaces: such as AFBC v1.2 and PVRIC v4 (support output only) Interface Display Interface : 3 channels for components with vertical/horizontal sync signal (ITU-R BT.601 compatible) Direct Interface (optional feature) : On-the-fly interface based on ready-valid protocol Support CF10 (Chips&Media’s Frame buffer compression) for Chips&Media video codec Support AFBC v1.2 and PVRIC v4 (optional feature) for output of MAPI
The Hyperspectral Imaging System offers advanced solutions for capturing detailed spectral information beyond the visible range. This system provides unmatched access to spectral imaging, making it ideal for applications requiring precise detail, such as environmental monitoring and industrial inspection. Hyperspectral imaging divides the spectrum into many bands, delivering a richer data set that enhances material identification, classification, and analysis. This technology is pivotal where high precision in spectral analysis is necessary, aiding sectors such as agriculture and defense. Capable of capturing spectral data in high resolution across multiple wavelengths, the system's applications extend to medical fields, offering improved diagnostics and insights into biological samples. Integrating state-of-the-art CMOS technology, it ensures fast, accurate data acquisition with lower power consumption.
The BAT Audio Platform represents a leading-edge audio IP solution developed for battery-powered System-on-Chip (SoC) applications. Intelligently designed to offer unparalleled audio fidelity, this platform significantly enhances auditory features in SoCs, accommodating uses from active noise cancellation and beamforming to voice user interfaces. With a focus on low energy consumption, BAT ensures extended battery life, optimizing devices for efficient operations. Offering an expansive array of off-the-shelf solutions combined with numerous customization options, BAT enables rapid market readiness and risk reduction by building upon top-tier, silicon-proven IPs. This platform not only accelerates project timelines but also decreases development costs, freeing clients to focus on their core competencies while leveraging Dolphin's audio expertise. Incorporating features like WhisperTrigger for ultra-low-power voice activity detection and WhisperExtractor for energy-saving analog feature extraction, BAT represents a holistic approach to advancing audio technology. The platform’s digital and mixed-signal solutions provide seamless integration and configuration, ensuring high fidelity and low power consumption across a spectrum of applications from consumer electronics to IoT devices.
The DSC Encoder from Trilinear Technologies sets the standard for real-time video compression within digital display and broadcast technologies. Supporting VESA’s Display Stream Compression criteria, this encoder facilitates the efficient compression of high-definition video streams, which is critical for reducing bandwidth usage while maintaining video quality across transmission channels in advanced video systems. Trilinear’s encoder is ideal for numerous applications, ranging from consumer electronics to professional AV systems, where ensuring high-quality video output is paramount. Its robust functionality enables it to handle streams with precision and maintain visual integrity, making it essential for systems that require high-efficiency video compression such as gaming consoles, digital TV, and mobile devices. The DSC Encoder offers a high degree of configurability, providing developers with the flexibility to adapt it to various system requirements. It is equipped with industry-standard interfaces, allowing straightforward integration into existing infrastructure, ensuring compatibility and operational efficiency across different platforms. This versatility makes it well-suited for use in SoC designs and FPGA implementations, broadening its applicability across various technological landscapes. Featuring comprehensive software support and detailed user documentation, Trilinear’s DSC Encoder simplifies the integration process into complex systems, ensuring that developers can tap into its full range of capabilities with ease. Its real-time processing power and optimized energy consumption profile make it a reliable choice for cutting-edge digital video applications, reflecting Trilinear’s commitment to advancing multimedia technology.
The CTAccel Image Processor on Intel Agilex FPGA is designed to handle high-performance image processing by capitalizing on the robust capabilities of Intel's Agilex FPGAs. These FPGAs, leveraging the 10 nm SuperFin process technology, are ideal for applications demanding high performance, power efficiency, and compact sizes. Featuring advanced DSP blocks and high-speed transceivers, this IP thrives in accelerating image processing tasks that are typically computational-intensive when executed on CPUs. One of the main advantages is its ability to significantly enhance image processing throughput, achieving up to 20 times the speed while maintaining reduced latency. This performance prowess is coupled with low power consumption, leading to decreased operational and maintenance costs due to fewer required server instances. Additionally, the solution is fully compatible with mainstream image processing software, facilitating seamless integration and leveraging existing software investments. The adaptability of the FPGA allows for remote reconfiguration, ensuring that the IP can be tailored to specific image processing scenarios without necessitating a server reboot. This ease of maintenance, combined with a substantial boost in compute density, underscores the IP's suitability for high-demand image processing environments, such as those encountered in data centers and cloud computing platforms.
Tower Semiconductor's CMOS Image Sensor Technology provides solutions essential for producing cutting-edge image capture devices. This technology excels in delivering high-quality imaging with advantages like lower power consumption, high frame rate, and reduced noise. It caters to a wide array of applications, ranging from consumer electronics, such as digital cameras and smartphones, to industrial uses in medical devices and automotive systems. By fully leveraging CMOS technology's capabilities, these sensors offer exceptional performance in terms of sensitivity and dynamic range. They allow the integration of image processing functions directly onto the chip, resulting in versatile, compact designs that support higher integration, thus optimizing system cost-effectiveness and functionality. In automotive applications, for instance, these sensors are pivotal for advanced driver-assistance systems (ADAS), enhancing safety and driving automation. In fields like medical imaging, their high resolution and low light performance contribute significantly to diagnostic accuracy. As a result, Tower Semiconductor's CMOS Sensor technology ensures that developers have the breadth and depth needed to innovate within varied markets, ensuring visual capture capabilities are both advanced and highly adaptable.
The Camera ISP Core is designed to optimize image signal processing by integrating sophisticated algorithms that produce sharp, high-resolution images while requiring minimal logic. Compatible with RGB Bayer and monochrome image sensors, this core handles inputs from 8 to 14 bits and supports resolutions from 256x256 up to 8192x8192 pixels. Its multi-pixel processing capabilities per clock cycle allow it to achieve performance metrics like 4Kp60 and 4Kp120 on FPGA devices. It uses AXI4-Lite and AXI4-Stream interfaces to streamline defect correction, lens shading correction, and high-quality demosaicing processes. Advanced noise reduction features, both 2D and 3D, are incorporated to handle different lighting conditions effectively. The core also includes sophisticated color and gamma corrections, with HDR processing for combining multiple exposure images to improve dynamic range. Capabilities such as auto focus and saturation, contrast, and brightness control are further enhanced by automatic white balance and exposure adjustments based on RGB histograms and window analyses. Beyond its core features, the Camera ISP Core is available with several configurations including the HDR, Pro, and AI variations, supporting different performance requirements and FPGA platforms. The versatility of the core makes it suitable for a range of applications where high-quality real-time image processing is essential.
The QOI Lossless Image Compression Encoder and Decoder from Ocean Logic represents a breakthrough in image compression technology. It boasts a highly efficient implementation of the QOI algorithm, engineered for both high and low-end FPGA devices. This IP core can achieve processing speeds of up to approximately 800 megapixels per second, even in lower-powered configurations like 4K at 30 frames per second. Its design optimizes processing efficiency while maintaining minimal resource usage, making it an excellent choice for applications requiring high-speed image processing with limited power availability. At the heart of the IP is its ability to handle substantial amounts of data swiftly, without significant energy expenditure, which is crucial for embedding in power-sensitive devices. The compression enables versatile application in diverse sectors, from consumer electronics to advanced computing environments where high throughput and rapid data handling are paramount. For developers and engineers, the QOI Lossless Compression IP offers an accessible and reliable means to incorporate state-of-the-art lossless image compression into their products, enhancing their ability to handle image data efficiently while ensuring fidelity and performance remain uncompromised.
The JPEG-LS Encoder core from Parretto is designed to provide superior lossless image compression, compliant with the JPEG-LS standard, known for its efficacy in reducing data without compromising image integrity. Adhering to the ISO/IEC 14495-1 and ITU-T Rec. T.87 specifications, this encoder surpasses JPEG-2000 in many cases due to its minimal resource requirements and negligible latency. It delivers remarkable compression performance for images with sample depths ranging from 8 to 16 bits, and operates with less than one line of encoding latency, eliminating the need for external memory. The core is capable of processing one pixel per clock cycle and offers configurable output data word widths to tailor to specific image processing tasks. This encoder ensures seamless data flow with its pixel and FIFO data interfaces, or alternatively, through an Avalon Streaming interface equipped with back-pressure support. It is suitable for high-resolution image processing up to ultra-high-definition levels, making it a flexible and effective solution for a wide range of imaging applications.
HEVC/H.265 Main/Main10/ Main Still Picture Profile @L5.2 AVC/H.264 BP/CBP/MP/HP/HP10 @L5.2 Capable of encoding up to 8K ((8192x4096) A 32-bit AMBA3 APB bus for host CPU system control 128-bit AMBA3 AXI for data transfer (Optionally, additional secondary AXI) Latency tolerance Low power consumption Programmability Configurable IP Multi-instances Frame buffer compression (CFrame) Rotation & Mirroring Bit-depth & chroma sub-sample conversion Background detection 3DNR Lambda table QP Map Custom mode decision, etc.
The JPEG2000 Video Compression Solution from StreamDSP offers a highly versatile compression framework capable of both lossless and lossy compression within a single codestream. Designed to support high-quality and high-compression-rate applications, this solution integrates seamlessly into a wide range of FPGA platforms. It stands out by enabling compression and decompression tasks to be performed directly within the FPGA, eliminating the need for external processors and reducing system complexity. This capability is particularly beneficial for applications such as digital cinema, surveillance, and archival digital imaging, where maintaining high fidelity while minimizing storage is critical.
ASRC-Pro enhances audio processing by supporting a 24-bit resolution and achieving a superior -130dB in Total Harmonic Distortion and Noise (THD+N), meticulously crafted for high-end audio applications. Designed for multi-channel audio conversion, it ensures pristine clarity even when switching between disparate digital audio formats. This converter is pivotal in maintaining audio fidelity across various platforms, making it indispensable in recording studios and broadcasting setups where audio quality is non-negotiable. This advanced converter employs dual clock signals to perform asynchronous sample rate conversions. The input and output clocks operate independently, which means the system can efficiently handle multiple channels without affecting performance or accuracy. ASRC-Pro is adept at overcoming challenges faced when integrating audio systems from different manufacturers or technologies, by ensuring seamless interoperability. Leveraging precise clock frequencies up to 1024 times the output sample rate, ASRC-Pro sustains a high degree of temporal resolution. It represents a crucial upgrade for audio environments demanding immaculate sound quality, helping improve overall signal path integrity. Built with fully digital processes, ASRC-Pro mitigates the need for analog PLLs, making it a robust solution immune to common analog pitfalls, offering consistency essential in high-fidelity audio environments.
The JPEG Encoder is a versatile and efficient solution for image compression applications. This encoder is designed to handle high-quality image formats, supporting pixel depths of up to 12 bits. It excels in delivering low-latency performance, crucial for applications requiring fast image processing such as those found in machine vision setups. Its capability to function in standard FPGA environments makes it a cost-effective option for diverse projects. The encoder comes in different configurations, each tailored for specific needs. The L1 configuration offers a monochrome multiplex pipeline, capable of operating at a pixel clock rate of 150 MHz, ideal for Spartan6 platforms. For enhanced image quality, the L2 configuration supports dual-pipe processing for high-quality output like YUV422 at frame rates up to 60fps. This configuration can be optimized for higher pixel clocks, up to 200 MHz, on custom platforms. Beyond its encoding prowess, the JPEG Encoder integrates seamlessly within network environments, supporting UDP/Ethernet streaming. This feature is complemented by comprehensive reference designs for camera systems, ensuring robust performance across various platforms. Whether you need a standalone IP or an integrated part of a broader SoC solution, this encoder offers the flexibility and reliability needed in modern digital imaging applications.
The ASRC-Lite is a multi-channel audio sample rate converter featuring a 16-bit resolution and achieving a Total Harmonic Distortion plus Noise (THD+N) of -90dB. This product caters specifically to digital audio synchronization tasks, allowing equipment that operates at varied sample rates to interface seamlessly. Fundamental to its operation are two independent clock signals: one synchronized with the input and another with the output, enabling asynchronous conversions. This flexibility is particularly advantageous in environments requiring precision and reliability in sound quality, such as broadcast or professional audio engineering. Developed to support multiple audio channels, ASRC-Lite ensures consistent performance.Typically, it handles conversions by taking input channels locked at a singular sample rate and translating these to a different, potentially unrelated output rate. This product plays a significant role in systems where digital signal integrity is paramount, providing a stable solution to harmonize different audio formats effortlessly. By utilizing input and output clock frequencies of 64x, 128x, 256x, 512x, or 1024x the output sample rate, the ASRC-Lite maintains efficiency and high fidelity. The converter's design embraces a fully digital methodology, eliminating the need for analog components such as PLLs, thus reducing susceptibility to noise and variations inherent in analog circuits. Such efficiency is crucial in settings like studio environments where multiple audio devices must be in sync without compromising clarity. This digital focus also simplifies integration, making the ASRC-Lite an adaptable component in various high-demand applications.
CTAccel's Image Processor for AWS offers a powerful image processing acceleration solution as part of Amazon's cloud infrastructure. This FPGA-based processor is available as an Amazon Machine Image (AMI) and enables customers to significantly enhance their image processing capabilities within the cloud environment. The AWS-based accelerator provides a remarkable tenfold increase in image processing throughput and similar reductions in computational latency, positively impacting Total Cost of Ownership (TCO) by reducing infrastructure needs and improving operational efficiency. These enhancements are crucial for applications requiring intensive image analysis and processing. Moreover, the processor supports a variety of image enhancement functions such as JPEG thumbnail generation and color adjustments, making it suitable for diverse cloud-based processing scenarios. Its integration within the AWS ecosystem ensures that users can easily deploy and manage these advanced processing capabilities across various imaging workflows with minimal disruption.
The JDA1 is a versatile DAC core cell, designed for high-fidelity audio processing. It integrates a delta-sigma DAC with a PLL, eliminating the need for external clock generation by deriving all necessary sampling clocks from a 27MHz input. The JDA1 processes digital PCM inputs from 16 to 24 bits wide, supporting various standard and custom audio sample rates, including 96kHz. Its efficient silicon use requires just 0.3 to 0.4 sqmm, adapting seamlessly to scaling digital IC technologies.
The CTAccel Image Processor for Xilinx's Alveo U200 is a FPGA-based accelerator aimed at enhancing image processing workloads in server environments. Utilizing the powerful capabilities of the Alveo U200 FPGA, this processor dramatically boosts throughput and reduces processing latency for data centers. The accelerator can vastly increase image processing speed, up to 4 to 6 times that of traditional CPUs, and decrease latency likewise, ensuring that compute density in a server setting is significantly boosted. This performance uplift enables data centers to lower maintenance and operational costs due to reduced hardware requirements. Furthermore, this IP maintains full compatibility with popular image processing software like OpenCV and ImageMagick, ensuring smooth adaptation for existing workflows. The advanced FPGA partial reconfiguration technology allows for dynamic updates and adjustments, increasing the IP's pragmatism for a wide array of image-related applications and improving overall performance without the need for server reboots.
The JPEG XS Encoder/Decoder is designed to provide visually lossless compression with ultra-low latency. This makes it an ideal fit for next-generation applications in 5G environments, large screens, and high-quality video processing. The encoder/decoder couples high efficiency with minimal data delay, maintaining superior image quality while enabling real-time data transfer essential for live broadcasting and professional media dealings.
The J5 is a digital processor designed to perform advanced 3-D audio virtualization. Handling both TruSurround and SRS 3D algorithms, it allows users to enjoy a full surround sound feel with just two speakers by implementing complex channel downmixing and spatial audio effects. The J5 is economically designed, needing less than 0.16 sqmm of silicon, making it efficient and cost-effective for high-density audio systems.
The JPEG FPGA cores offer customizable and ITAR compliant video compression solutions specifically designed for FPGAs. These cores support high-resolution JPEG Baseline encoding and decoding, with built-in grayscale support. Targeted at high-performance computing environments, the cores allow users to implement efficient JPEG processing on FPGA systems. These cores are tailored for integration into a variety of systems, enhancing video processing capabilities with minimal footprint and high-speed performance. The ability to operate efficiently across various settings makes them a suitable choice for developers food looking for flexibility and reliability in video compression tasks. A2e Technologies provides a low-cost evaluation license for these cores, allowing for accessible entry into high-resolution JPEG video processing. Known for their efficiency and adaptability, these cores come with customizable options to fit specific project requirements, enabling developers to handle complex video processing demands effectively.
The J1 core cell is a remarkably small and efficient audio decoder that manages Dolby Digital, AC-3, and MPEG audio decompression. With a design that occupies only 1.0 sqmm of silicon area using 0.18u CMOS technology, it delivers a robust solution for decoding 5.1 channel dolby bitstreams and supports data rates up to 640kb/s. The J1 produces high-quality stereo outputs, both normal and Pro-Logic compatible, from Dolby Digital and MPEG-encoded audio, ideal for set-top boxes and DVD applications.
HEVC/H.265 - Main/Main10 Profile @L5.1 AVC/H.264 - BP/CBP/MP/HP/HP10 Profile @ L5.2 Capable of decoding up to 4K60fps (8192x4096) A 32-bit APB bus and 128-bit AMBA3 AXI buses (w/ additional secondary AXI) Burst Write Back Map converter Low delay Low power consumption Configurable IP Latency tolerance Programmability Multi-instances Frame buffer compression (CFrame) Secondary AXI interfaces Downscaler (on-the-fly mode)
The MIPITM V-NLM-01 is a specialized non-local mean image noise reduction product designed to enhance image quality through sophisticated noise reduction techniques. This hardware core features a parameterized search-window size and adjustable bits per pixel, ensuring a high degree of customization and efficiency. Supporting HDMI with resolutions up to 2048×1080 at 30 to 60 fps, it is ideally suited for applications requiring image enhancement and processing.
The C3-CODEC-G712-4 audio codec from Cologne Chip is revolutionizing traditional audio processing with its fully digital design. Leveraging DIGICC technology, this codec bypasses the constraints of analog systems by offering a digital alternative that enhances both cost-effectiveness and design flexibility. It plays a crucial role in telecommunication systems, ensuring high-quality audio signal processing and conversion. Known for its exceptional adaptability, the C3-CODEC-G712-4 is designed to seamlessly integrate into diverse telecommunication environments. This codec supports various audio encoding and decoding tasks with precision, making it an optimal choice for systems requiring high fidelity and reliability. Its digital nature reduces complexity and energy consumption, allowing for a smoother and more efficient audio processing experience. The codec’s architecture enables rapid design cycles and easier testing and deployment, significantly cutting down the time from concept to market. It is an ideal solution for engineers looking to integrate advanced audio functionalities into communication devices without incurring high costs or extensive design time. The C3-CODEC-G712-4 thereby stands as a pivotal component in modern digital audio systems, reflecting Cologne Chip’s commitment to innovation and quality in semiconductor design.
IPMX Core is tailored for Professional AV environments, focusing on delivering an open standard for AV over IP. Leveraging the proven protocols of ST 2110 and NMOS, IPMX facilitates seamless interoperability across devices, supporting compressed video formats and very low latency. Its design eliminates the need for PTP generators, broadening its applicability in asynchronous video environments. Equipped to handle a range of applications, it supports various resolutions, network types, and color spaces, making it exceptionally versatile in handling video and audio requirements for cutting-edge AV solutions. The comprehensive capabilities of IPMX ensure that it can address the varied demands of today's high-quality audio-visual transmission needs.
Video Codec Standard AV1: Main/High profile @ L6 Main tier 50Mbps Professional profile except 12-bit @ L6 Main tier 50Mbps Mono/YUV420/YUV422/YUV444 8-/10-bit HEVC/H.265: Main/Main 10/Main 4:2:2 10 profile @ L6 High tier Main 4:4:4/Main 4:4:4 10 profile @ L6 High tier (Only support 4:2:0 coding tools, high precision weighted prediction, and chroma QP offset list) AVC/H.264: Baseline/Constrained Baseline/Main/High/High10 profile @ L6 High 10 Intra/High 4:2:2/High 4:2:2 Intra profile with frame_mbs_only_flag = 1 @ L6 High 4:4:4 Predictive/High 4:4:4 Intra/CAVLC 4:4:4 Intra profile @ L6 with: frame_mbs_only_flag = 1 bit_depth_luma ≤ 10 bit_depth_chroma ≤ 10 frame_mbs_only_flag = 1 and qpprime_y_zero_transform_bypass_flag = 0 VP9 (Decoder only): Profile 0 and Profile 2 (12-bit not supported), YUV420 8/10-bit Performance 4K120fps@500MHz with a dual-core 4K240fps@1GHz or 8K60fps@1GHz with a dual-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Rotate/Mirror Down-scaler Crop Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (optional AXI can be used to alleviate bandwidth usage.)
Video Codec Standard HEVC/H.265: Main profile @ L5.1 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High profile @ L5.2 Performance 4K60fps@500MHz Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
The CTAccel Image Processor for Intel PAC is crafted to elevate the processing capabilities of data centers by transferring intensive image processing tasks from CPU to FPGA. By exploiting the strengths of Intel's Programmable Acceleration Card (PAC), this IP offers substantial improvements in throughput, latency, and Total Cost of Ownership (TCO). This IP enhances data center efficiency with increased image processing speeds ranging from four to fivefold over traditional CPU solutions, alongside reduced latency by two to threefold. The result is fewer servers needed, translating into lower maintenance and energy costs. Its compatibility with well-known image processing tools ensures that users need not alter their existing setups substantially to benefit from the acceleration offered by the FPGA. Moreover, the CTAccel Image Processor leverages advanced FPGA partial reconfiguration, allowing users to update and adjust computational cores remotely, maximizing performance for specific applications without downtime. This flexibility is pivotal for scenarios involving varied processing loads or evolving computational demands, ensuring uninterrupted performance enhancement.
The MIPI IP offering from XtremeSilica encompasses a suite of solutions designed to meet the mobile and consumer electronics industry's demand for high bandwidth and low power consumption. This IP provides the functional and physical layers needed to ensure seamless connectivity between cameras, displays, and other sensors in modern devices.\n\nKey advantages of the MIPI solutions include enhanced signal integrity and data transfer efficiency, crucial for high-resolution imaging and data streaming applications. The IP enables compact integration, critical for form factor-sensitive devices, ensuring robust performance without excessive power drain.\n\nXtremeSilica's MIPI solutions are versatile, making them suitable for a diverse range of applications, from mobile phones to automotive systems, where they support advanced functionalities like augmented reality and high-speed data communication. The scalability of these IPs ensures they are equipped to handle future advancements in device interconnectivity.
Zipcores' 4K Video Scaler is engineered to handle ultra-high-definition video scaling applications, offering seamless conversion of video resolutions. This feature-rich scaler supports a pixel clock rate of up to 600 MHz, enabling high-quality video processing necessary for 4K/UHD content, which is increasingly prevalent across multimedia platforms. Designed to operate efficiently without the need for an external frame buffer, it minimizes latency and hardware requirements, making it ideal for real-time video applications. Its compatibility with mid-range FPGA and SoC devices allows for easy integration into systems, ensuring scalability and adaptability across various hardware environments. This core effectively manages input/output interfaces compatible with AXI4-stream, facilitating smooth interoperability within existing infrastructures. The 4K Video Scaler exemplifies innovation in digital video processing, offering a robust solution for developers demanding both performance and efficiency in professional and consumer-level applications.
Video Codec Standard HEVC: Main/Main Still Picture profile @ L5.1 High tier AVC: Baseline/Constrained Baseline/Main/High profiles @ L5.2 Performance 4K60fps@500MHz Max resolution: 8192 x 4096 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Multi-instances Frame-buffer compression (CFrame) In-loop filter Rotation & Mirroring Bit depth & chroma sample format conversion Lossless coding Background coding MapConverter 3DNR, etc. Interface 32-bit AMBA3 APB bus 128-bit AMBA3 AXI buses Primary AXI interface and an optional secondary AXI interface
Video Codec Standard AV1: Main profile @ L5.1 HEVC: Main/Main10 profile, Main/Main 10 Still Picture profile @ L5.1 High tier AVC: Baseline/Constrained Baseline/Main/High/High 10 profile @ L5.2 (Interlaced coding tools are not supported) Performance 4K60fps@500MHz Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture encoding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer * Optional AXI can be used to alleviate bandwidth usage
Video Codec Standard HEVC: Main/Main Still Picture profile @ L5.1 High tier AVC: Baseline/Constrained Baseline/Main/High profiles @ L5.2 Performance 4K60fps@500MHz Max resolution: 8192 x 4096 Min resolution: 256 x 128 Bit depth: 8-bit Features Multi-instances Frame-buffer compression (CFrame) In-loop filter Rotation & Mirroring Bit depth & chroma sample format conversion Lossless coding Background coding Down-scaler (On-the-fly mode) MapConverter 3DNR, etc. Interface 32-bit AMBA3 APB bus 128-bit AMBA3 AXI buses Primary AXI interface and an optional secondary AXI interface
The JH7100 platform is a breakthrough product in intelligent vision processing, featuring dual-core processors and a sophisticated image processing subsystem. Tailored for edge computing applications, this platform excels in real-time video and image processing tasks. With compatibility for H.264, H.265, and JPEG encoding, the JH7100 seamlessly manages complex image data workloads. It incorporates Vision DSP and NNE technologies to bolster the system’s AI capabilities, enabling more efficient and accurate image recognition and processing. Ideal for applications such as smart surveillance, industrial intelligence, and smart home automation, the JH7100 represents StarFive's dedication to bridging the gap between powerful processing and practical application, ensuring lower power consumption and high-performance output.
The Ultra-High Throughput JPEG 2000 Encoder by Alma Technologies is crafted to deliver superior image compression for high-resolution video formats. Featuring a scalable architecture capable of processing extensive data rates, this encoder directly addresses the needs of 4K/8K video applications. Utilizing state-of-the-art compression techniques, it efficiently compresses image data into a JPEG 2000 format, allowing for both lossless and lossy compression options. Designed for both ASIC and FPGA implementations, the encoder boasts a flexible and adaptable setup, permitting fine-tuning of its performance to align with available silicon technologies. It ensures high-quality image outputs through flexible sampling ratios, supporting a wide spectrum of color depths and dynamic ranges without necessitating additional external memory resources. The encoder's design is particularly advantageous for bandwidth-restricted applications such as streaming, where balancing image quality against transmission and storage limits is critical. This IP core maximizes both efficiency and effectiveness in high-performance video processing environments, ensuring Alma Technologies' reputation for delivering reliable and adaptable compression tools.
As an upgrade to its predecessor, the JH7110 platform integrates enhanced AI capabilities and processing power. Built to support a wider array of applications including cloud computing and industrial control, this platform is perfect for use in environments that require robust performance and security. It features a quad-core architecture and an enhanced GPU for superior graphics rendering. With improved memory bandwidth and a faster processor, the JH7110 delivers better performance metrics and a broader range of high-speed interfaces. This platform is designed for current and emerging markets, such as personal computing and NAS applications. StarFive ensures that the platform remains adaptable, giving developers a reliable foundation equipped for modern AI and multimedia processing.
Video Codec Standard HEVC: Main/Main10 profile @ L6 High tier AVC: Baseline/Constrained Baseline/Main/High/High 10 profile @ L6 (Interlaced coding tools are not supported) Performance 4K120fps@500MHz or 8K60fps@1GHz Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture encoding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer *Optional AXI can be used to alleviate bandwidth usage
Video Codec Standard HEVC/H.265: Main profile @ L5.1 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High profile @ L5.2 Performance 4K60fps@500MHz with a single-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
The v-MP6000UDX is a versatile visual processing unit designed to power deep learning, computer vision, and video coding needs all through a single, unified architecture. This processor excels at handling high-performance tasks on embedded systems, ensuring efficiency in both power and silicon area utilization. As industries seek to integrate more sophisticated AI-driven capabilities, the v-MP6000UDX stands out by providing a comprehensive solution that runs all forms of embedded computing tasks seamlessly. A significant advantage of the v-MP6000UDX is its ability to manage complex neural networks in real-time, boasting a dynamically programmable nature that surpasses hardwired counterparts in flexibility and longevity. It facilitates the concurrent execution of various computational workflows such as signal and image processing without the traditional need for multiple hardware units, thereby reducing overall system complexity and enhancing power efficiency. The processor's architecture is particularly noteworthy for its scalability, supporting configurations from a minimal core count to over a thousand cores on a single chip. This makes the v-MP6000UDX adaptable for a wide spectrum of applications ranging from low-powered sensors to high-performance computing setups. Its support for multiple software environments and AI frameworks adds an extra layer of versatility, allowing developers to optimize and deploy a broad variety of deep learning models efficiently.
The Column A/D Converter by CURIOUS Corporation is meticulously crafted for use with Image Sensors, enhancing the efficiency and accuracy of signal processing in imaging applications. This converter is integral to digital imaging systems, providing the capability to convert analog signals into digital data with high precision. One of the standout features of this product is its implementation of the Warp & Walk algorithm, which allows simultaneous high-speed and high-accuracy conversions. By integrating this unique processing method, the converter achieves minimal error rates and is capable of handling quick transitions, making it suitable for cutting-edge imaging solutions like digital cameras and industrial imaging systems. Engineers will appreciate its compact design, which enables seamless integration into tight spaces without compromising performance. The Column A/D Converter supports multiple resolutions and ensures compatibility with a broad range of image sensors, demonstrating its versatility in meeting diverse technological demands.
Video Codec Standard AV1: Main profile @ L5.1 Main tier 50Mbps HEVC/H.265: Main/Main 10 profile @ L5.1 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High/High10 profile @ L5.2 (Interlaced coding tools are not supported.) VP9 (Decoder only): Profile 0 and Profile 2 (12-bit not supported) Performance 4K60fps@500MHz with a single-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
The AVIF Image Encoder from BLUEDOT is engineered for efficient image delivery suitable for modern web pages. As online platforms increasingly rely on high-quality images, BLUEDOT provides a robust solution to alleviate the burden on network traffic, often inflated by numerous image transfers. By employing an advanced encoding technique, this encoder achieves fast processing speeds and utilizes minimal computing resources, which translates to cost savings for service providers. Its capabilities make it particularly valuable for applications that necessitate real-time service delivery due to its swift execution and low computational demands.
Supported standards for Decoder ISO/IEC23008-2 HEVC/H.265, ITU-T Rec. H.265 Main/Main10 Profile L5.1 AVC/H.264 BP/CBP/MP/HP/HP10 Profile @ L5.2 AVS2 Main/Main10 Profile @L8.0.60 Main performance 4K(3840x2160) 60fps @ 450MHz Max. resolution: 8192x4096 Features Frame buffer compression (CFrame) Embedded Post-processing (w/Down-scaler) Low delay Low power consumption Latency tolerance Interface AMBA 32-bit APB interface for Host CPU AMBA 128-bit AXI interface for the external memory
Video Codec Standard AV1: Main profile @ L6 Main tier 50Mbps HEVC/H.265: Main/Main10 profile @ L6 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High/High 10 profile @ L6 VP9 (Decoder only): Profile 0 and Profile 2 (12-bit not supported) Performance 4K120fps@500MHz with a dual-core 4K240fps@1GHz or 8K60fps@1GHz with a dual-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!