All IPs > Memory & Logic Library > Standard cell
The "Standard Cell" category within our Memory & Logic Library is foundational for designing efficient and scalable integrated circuits. Standard cells form the basic building blocks of digital logic circuits, enabling designers to create complex and customized chip designs with ease and precision. These cells include a variety of digital components like logic gates, multiplexers, flip-flops, and other functional elements that are crucial for building sophisticated semiconductor devices.
One of the primary uses of standard cell semiconductor IPs is in the development of application-specific integrated circuits (ASICs). By utilizing a library of pre-defined, verified cells, designers can optimize the performance, power consumption, and silicon area of chips, leading to more cost-effective and energy-efficient solutions. This approach not only accelerates the design process but also enhances the reliability and scalability of the final product.
Additionally, standard cell libraries are integral to the process of digital design automation (DDA). These libraries allow for the automation of various aspects of chip design, including layout generation and optimization. The consistent use of standardized cells ensures that designs can be easily adapted or modified to meet specific project requirements without re-inventing the wheel for each component.
Within the category of standard cell semiconductor IPs, you'll find a diverse range of products tailored to different performance and density needs. Whether you're working on high-speed processor cores or low-power consumer electronics, our collection offers the flexibility to cater to various design constraints and objectives. By integrating these standard cells into your design flow, you can achieve superior functionality while maintaining efficiency and reliability in your semiconductor products.
Dolphin Technology provides an extensive range of standard cell libraries that are critical for any SoC design project. These libraries include over 5,000 fully customizable cells, each precisely crafted to optimize speed, power, density, and routability. The standard cells are verified in silicon and designed for use across various process technologies, making them an ideal choice for a wide range of applications. The standard cell libraries support various process nodes such as 6-track, 7-track, and up to 14-track configurations, suitable for everything from high-performance to ultra-high density applications. Dolphin Technology’s standard cell IP offerings include Multi-VT (SVT, HVT, LVT) and multi-channel options, enabling flexibility in design to accommodate the specific needs of semiconductor projects. These cell libraries are tailored to support high-performance computing, provide efficiency in wafer yield, and ensure optimal SoC pricing. This high degree of customization, coupled with a focus on power and density, offers excellent options for semiconductor professionals aiming to create high-performance designs efficiently and cost-effectively.
The A25 processor model is a versatile CPU suitable for a variety of embedded applications. With its 5-stage pipeline and 32/64-bit architecture, it delivers high performance even with a low gate count, which translates to efficiency in power-sensitive environments. The A25 is equipped with Andes Custom Extensions that enable tailored instruction sets for specific application accelerations. Supporting robust high-frequency operations, this model shines in its ability to manage data prefetching and cache coherence in multicore setups, making it adept at handling complex processing tasks within constrained spaces.
NRAM Technology by Nantero represents a significant leap forward in memory technology, utilizing carbon nanotubes to create non-volatile memory that outperforms traditional solutions. This technology is designed to combine the speed and durability of DRAM with the non-volatility of flash, providing a much-needed enhancement in performance and efficiency. One of the core strengths of NRAM is its ability to function in extreme conditions, maintaining data integrity without the need for constant power. Its low power requirements make it an ideal choice for a variety of applications, ranging from consumer electronics to high-performance computing infrastructures. Furthermore, NRAM's inherent scalability ensures that it can be seamlessly integrated into existing manufacturing processes with minimal disruption, offering a path forward for industries looking to enhance their memory capabilities without prohibitive costs. Its versatility and robustness continue to make it a highly attractive alternative to current memory technologies.
The xcore.ai platform from XMOS is engineered to revolutionize the scope of intelligent IoT by offering a powerful yet cost-efficient solution that combines high-performance AI processing with flexible I/O and DSP capabilities. At its heart, xcore.ai boasts a multi-threaded architecture with 16 logical cores divided across two processor tiles, each equipped with substantial SRAM and a vector processing unit. This setup ensures seamless execution of integer and floating-point operations while facilitating high-speed communication between multiple xcore.ai systems, allowing for scalable deployments in varied applications. One of the standout features of xcore.ai is its software-defined I/O, enabling deterministic processing and precise timing accuracy, which is crucial for time-sensitive applications. It integrates embedded PHYs for various interfaces such as MIPI, USB, and LPDDR, enhancing its adaptability in meeting custom application needs. The device's clock frequency can be adjusted to optimize power consumption, affirming its cost-effectiveness for IoT solutions demanding high efficiency. The platform's DSP and AI performances are equally impressive. The 32-bit floating-point pipeline can deliver up to 1600 MFLOPS with additional block floating point capabilities, accommodating complex arithmetic computations and FFT operations essential for audio and vision processing. Its AI performance reaches peaks of 51.2 GMACC/s for 8-bit operations, maintaining substantial throughput even under intensive AI workloads, making xcore.ai an ideal candidate for AI-enhanced IoT device creation.
The AndeShape Platforms are designed to streamline system development by providing a diverse suite of IP solutions for SoC architecture. These platforms encompass a variety of product categories, including the AE210P for microcontroller applications, AE300 and AE350 AXI fabric packages for scalable SoCs, and AE250 AHB platform IP. These solutions facilitate efficient system integration with Andes processors. Furthermore, AndeShape offers a sophisticated range of development platforms and debugging tools, such as ADP-XC7K160/410, which reinforce the system design and verification processes, providing a comprehensive environment for the innovative realization of IoT and other embedded applications.
Secure OTP offers a groundbreaking approach to data protection in semiconductor chips, employing an anti-fuse OTP memory to safeguard sensitive information. By combining hardware macros with digital RTL, it meticulously protects data at rest, in transit, or in use, making it a cornerstone of modern chip design. Its architecture supports various integrations across IC applications, providing robust and adaptable security solutions tailored for diverse markets.<br><br>This technology elevates the standard OTP solutions by incorporating advanced hardware encryption mechanisms and tamperproof designs. Secure OTP's seamless integration into multiple systems underscores its versatility, catering to demands across sectors such as automotive, industrial, and consumer electronics. Users benefit from secure key management and enhanced data integrity, mitigating the potential risks of traditional storage vulnerabilities.<br><br>The design philosophy behind Secure OTP centers on preventing data leakage, particularly for IoT devices that are prone to attacks. As devices face the growing menace of cyber threats, Secure OTP scales to meet these challenges head-on, providing fortified data storage solutions that are resistant to physical attacks and environmental variations. With the rising importance of secure encrypted storage, Secure OTP's role is vital in maintaining the integrity and confidentiality of critical chip information.
The YouDDR solution offered by Brite Semiconductor is a comprehensive sub-system that includes a DDR controller, PHY, and I/O. This solution is meticulously crafted to support various DDR technologies like LPDDR2, DDR3, LPDDR3, DDR4, and LPDDR4/4x, with data transfer rates ranging from 667Mbps to 4266Mbps. YouDDR is equipped with advanced dynamic self-calibration logic (DSCL) and dynamic adaptive bit calibration (DABC) technologies. These advancements allow for automatic adjustment to variations such as process, voltage, and temperature (PVT) changes, ensuring robust performance across different conditions. The system also supports training sequences for both read and write operations, ensuring optimized signal integrity and data accuracy. Brite's YouDDR technology guarantees high speed and low power consumption, making it ideal for applications requiring fast memory access and energy efficiency. Its design is highly flexible, supporting multiple configuration options to meet diverse application needs, including different interface types like AXI and AHB. These features make it particularly well-suited for use in high-performance computing systems, consumer electronics, and network systems where quick data retrieval is paramount. The YouDDR IP provides significant advantages over competing products due to its small area and power-efficient design. It also incorporates a comprehensive set of verification tools and support for seamless integration into larger system designs. This makes it a valuable asset for designers seeking a reliable and efficient memory subsystem with proven performance in varied industry applications.
CodaCache is the last-level cache solution from Arteris, designed to solve significant system-on-chip design challenges, including performance bottlenecks, data access latency, and power efficiency constraints. By leveraging high-performance caching techniques, CodaCache effectively optimizes data flow and power consumption across complex SoC architectures, ensuring accelerated memory access times and improved overall system efficiency. This cache solution is highly configurable, enabling developers to fine-tune features such as cache associativity and partitioning, which is critical for maximizing performance in specific application scenarios. Moreover, CodaCache benefits from seamless integration with the Arteris NoC environment, facilitating streamlined data traffic management across integrated systems. The product supports real-time processing needs by enabling a scalable cache that addresses challenges in timing closure and system integration. Performance monitoring and hardware-supported coherency management features empower engineers with tools for enhanced control and monitoring, ensuring the cache operates at peak efficiency. CodaCache’s functional safety and resilience options further its use in critical applications where high reliability is mandatory.
CodaCache is the last-level cache solution from Arteris, designed to solve significant system-on-chip design challenges, including performance bottlenecks, data access latency, and power efficiency constraints. By leveraging high-performance caching techniques, CodaCache effectively optimizes data flow and power consumption across complex SoC architectures, ensuring accelerated memory access times and improved overall system efficiency. This cache solution is highly configurable, enabling developers to fine-tune features such as cache associativity and partitioning, which is critical for maximizing performance in specific application scenarios. Moreover, CodaCache benefits from seamless integration with the Arteris NoC environment, facilitating streamlined data traffic management across integrated systems. The product supports real-time processing needs by enabling a scalable cache that addresses challenges in timing closure and system integration. Performance monitoring and hardware-supported coherency management features empower engineers with tools for enhanced control and monitoring, ensuring the cache operates at peak efficiency. CodaCache’s functional safety and resilience options further its use in critical applications where high reliability is mandatory.
The Flash Protection Series by PUFsecurity revolutionizes the way sensitive data is protected on semiconductor devices by extending the reach of the Hardware Root of Trust to flash memory. This series of IP solutions provides comprehensive protection for a range of memory types including embedded, NAND, and NOR flash solutions. It incorporates PUF-based technology to ensure secure encryption and decryption processes, crucial in safeguarding data integrity at every stage.<br><br>Each module within the Flash Protection Series serves a unique function; PUFef secures embedded flash by using a lite crypto engine, while PUFenc and PUFxip extend this protection to external NAND and NOR flash systems. These modules are designed to avert unauthorized access and leakage of critical data, making them essential components in securing the software and hardware ecosystems of SoCs.<br><br>These solutions allow chip manufacturers to implement robust fingerprinting mechanisms, enhancing the overall security capabilities of semiconductor devices. By facilitating execution-in-place and real-time decryption for flash memory, the Flash Protection Series empowers engineers with the tools needed to create advanced, secure semiconductor products. This provides manufacturers with the confidence that their products are protected against an array of cyber threats.
The General Purpose Accelerator (Aptos) from Ascenium stands out as a redefining force in the realm of CPU technology. It seeks to overcome the limitations of traditional CPUs by providing a solution that tackles both performance inefficiencies and high energy demands. Leveraging compiler-driven architecture, this accelerator introduces a novel approach by simplifying CPU operations, making it exceptionally suited for handling generic code. Notably, it offers compatibility with the LLVM compiler, ensuring a wide range of applications can be adapted seamlessly without rewrites. The Aptos excels in performance by embracing a highly parallel yet simplified CPU framework that significantly boosts efficiency, reportedly achieving up to four times the performance of cutting-edge CPUs. Such advancements cater not only to performance-oriented tasks but also substantially mitigate energy consumption, providing a dual benefit of cost efficiency and reduced environmental impact. This makes Aptos a valuable asset for data centers seeking to optimize their energy footprint while enhancing computational capabilities. Additionally, the Aptos architecture supports efficient code execution by resolving tasks predominantly at compile-time, allowing the processor to handle workloads more effectively. This allows standard high-level language software to run with improved efficiency across diverse computing environments, aligning with an overarching goal of greener computing. By maximizing operational efficiency and reducing carbon emissions, Aptos propels Ascenium into a leading position in the sustainable and high-performance computing sector.
I-fuse is designed for seamless integration into standard semiconductor processes, distinguished by its non-explosive mechanism. This one-time programmable memory (OTP) stands out for not requiring special processes or charge pumps, offering ease of use and high reliability. Encapsulated within it is a patented technology that spans processes from 0.7 µm to 22 nm, ensuring flexibility across various manufacturing environments. This innovative solution emphasizes robustness, qualifying to AEC-Q100 standards and making it ideal for automotive, industrial, and medical applications. Its compact design doesn't compromise on performance, providing low programming voltage and low power consumption. I-fuse's adaptability across multiple temperature ranges makes it suitable for both high and low-temperature environments. Incorporating I-fuse into products enhances their competitive edge, thanks to the extensive reliability and testability aspects intrinsically built into the design. It allows seamless product evolution, promoting innovation without sacrificing dependability.
Silvaco's Standard Cell Libraries are crafted for optimal performance, featuring numerous cells designed to maximize power, area, speed, and routing efficiency. Extended with Power Management Kits, these libraries set a standard by enabling late-stage design modifications through ECO Kits. The libraries cater to diverse needs, ensuring robust performance across applications.<br><br>Designed for GlobalFoundries 55nm processes, Silvaco's libraries incorporate low-voltage cells optimized for modern SoC designs. These libraries support flexible power management, allowing designers to achieve significant power efficiency, especially suited for complex, high-performance chips.<br><br>Silvaco offers extensive customization with multi-height and multi-bit standard cells, enhancing routing density and functional capacity. With each variant carefully optimized, these libraries provide power-efficient solutions, accommodating various applications such as low power, high speed, or minimal area.
The Ncore Cache Coherent Interconnect by Arteris addresses the multifaceted challenges of multi-core ASIC design, offering a production-ready, highly configurable coherent NoC interconnect solution. Ncore is tailored for high-performance applications, supporting a variety of protocols compatible with Arm and RISC-V processors while enhancing inter-core communication and synchronization. Ncore is designed with functional safety in mind, making it suitable for ISO 26262 certification, a crucial factor for safety-critical applications such as automotive systems. It ensures credible operation in these environments with built-in safety and reliability features, including FMEDA data and ASIL certification. The IP supports multi-protocol coherency with CHI-B, CHI-E, and ACE alongside I/O coherent agent interfaces, providing versatility and backward compatibility for diverse SoC architectures. Enhanced with unique proxy caches, Ncore lowers power requirements while maintaining high performance, offering a scalable, power-efficient interconnect fabric suitable for a wide array of system scales, from small embedded solutions to extensive multi-billion transistor designs.
Monolithic Microsystems represents a technological leap in integrated system design, featuring multiple micro-engineered elements within a single chip. This system leverages advanced CMOS technology to unify electronic, photonic, and micromechanical devices, creating a compact and efficient platform suited for a variety of applications. By integrating different functionalities within a single substrate, these Microsystems can enhance performance while reducing the overall system footprint. They are increasingly being used in fields such as telecommunications, medical devices, and consumer electronics, where precision, reliability, and miniaturization are of paramount importance.
The iCan PicoPop® System on Module (SOM) by Oxytronic is an ultra-compact computing solution designed for high-performance and space-constrained environments within the aerospace industry. Utilizing the Xilinx Zynq UltraScale+ MPSoC, this module delivers significant processing power ideal for complex signal processing and other demanding tasks. This module's design caters to embedded system applications, offering robust capabilities in avionics where size, weight, and power efficiency are critical considerations. It provides core functionalities that support advanced video processing, making it a pivotal component for those requiring cutting-edge technological support in minimal form factors. Oxytronic ensures that the iCan PicoPop® maintains compatibility with a wide range of peripherals, facilitating easy integration into existing systems. Its architectural innovation signifies Oxytronic's understanding of aviation challenges, providing solutions that are both technically superior and practically beneficial for modern aerospace applications.
Tower Semiconductor's Bipolar-CMOS-DMOS (BCD) technology provides high power density and advanced integration capabilities for power management applications. This technology excels in delivering solutions for diverse applications, like motor drivers and DC-DC converters, through various isolation methods and high digital integration options.\n\nDesigned for efficiency across a voltage range up to 700V, the BCD platforms support low Rdson LDMOS for efficient power conversions. They are integral to developing state-of-the-art semiconductor devices tailored for consumers, automotive, and industrial applications. The optimized power handling ensures high performance, enabling devices to deliver the power needed without compromising on energy efficiency.\n\nThe BCD technology is adaptable with Tower's Power platforms available on both 8-inch and 12-inch production wafers, allowing it to meet high-volume production requirements. Such flexibility underpins its application in high-power environments, reinforcing Tower Semiconductor’s leadership in nurturing innovative power management solutions.
Tailored towards specialty memory architectures, Spectral CustomIP delivers a versatile range suited for various IC applications. Its architecture supports Binary and Ternary CAMs, Multi-Ported memories, and Low Voltage SRAMs, among others, with high-density and low-power designs core to its offering. By using proprietary bit cells, this IP ensures robust performance across operations, coupled with high speed facilitated by performance-oriented circuitry. Spectral CustomIP, supporting standard CMOS, SOI, and embedded Flash processes, offers flexibility through its Memory Development Platform. Users can modify IP designs, supporting diverse technological needs while maintaining high density and low power consumption. This adaptability meets the varied demands of IC designs, suitable for consumer electronics, graphically intensive applications, and mission-critical devices. Providing rich specialty memory selections, Spectral's offerings promote differentiation for IC products within competitive markets. The memory compilers developed under platforms like MemoryCanvas and MemoryTime afford customizable options, including power management, multi-port configurations, and test mode integrations, aligning with intricate design requirements across technological fields.
Spectral MemoryIP is a comprehensive set of silicon-proven memory solutions that combine high-density and low-power architectures, ideal for a vast array of storage needs in complex systems. Comprising standard 6 compiler architectures like Single Port and Dual Port SRAMs, ROM, and various Register Files, Spectral MemoryIP leverages both foundry and tailor-made bit cells for reliable operation. Its architecture focuses on performance optimization and minimal power consumption, aimed at integrating high-speed functionality efficiently. The IP is built to adapt to standard CMOS technologies and is augmented by institutions like MemoryCanvas and MemoryTime, which aid in memory development and compilers. Users benefit from its customizable nature, with source code access allowing design modifications and technology porting, tailored to specific needs while optimizing embedded storage solutions. In addressing embedded memory requirements, Spectral's solutions like SpectralSPSRAM and SpectralDPSRAM are designed for sizable monolithic instances, with capabilities extending from scratch pad memories to nonvolatile storage needs. The innovations encompass low dynamic power usage and superior speed, ensuring the adaptability and efficiency necessary for advanced applications like IoT and AI.
Stereax is a series of solid-state batteries, specifically developed for medical and industrial applications. These micro-scale batteries are designed to power next-generation active implanted medical devices and small-scale industrial IoT sensors. Stereax batteries are ultra-thin, rechargeable, and possess a high cycle life, making them ideal for long-duration applications in challenging environments. A standout feature of Stereax batteries is their ability to provide consistent power in a miniature form with a footprint as small as an integrated circuit. The batteries are safe and offer no risk of leakage, thanks to the absence of liquid or polymer components. These batteries support advanced medical applications, such as neurostimulation, cardiac sensing, and smart medical devices. The collaboration with Cirtec Medical ensures the manufacture and commercialization of Stereax batteries for MedTech applications, further expanding their reach and applicability in the healthcare industry. This partnership exemplifies Ilika’s focus on advancing battery technology for secure and reliable medical devices.
ReRAM, or Resistive RAM, is a revolutionary memory technology developed by CrossBar. It utilizes a unique structure, comprising a simple three-layer design that leverages a top electrode, a switching medium, and a bottom electrode. This assembly allows for the formation of a filament within the switching material when a voltage is applied, resulting in efficient and stable resistance switching. One of the remarkable features of ReRAM is its capability to scale beyond traditional limits, making it highly adaptable in terms of its integration with logic processes across various foundries and down to technology nodes smaller than 10nm. This technology powers a new era of memory storage, offering terabytes of data capacity directly on a single chip through its ability to stack in 3D formations. ReRAM's compatibility with CMOS processes facilitates its deployment in both standalone memory devices and System-on-Chip (SoC) designs. Moreover, it boasts an impressive endurance, with over a million write cycles and a decade-long retention period at elevated temperatures of 85°C, making it an excellent choice for high-performance and high-density applications, including artificial intelligence and secure computing. By offering multifaceted ReRAM IP cores, CrossBar caters to a variety of applications ranging from automotive and industrial to mobile and consumer electronics. Its advantages over conventional Flash memory are evident in reduced latency, faster write speeds, and lower energy consumption, which collectively contribute to enhanced lifetime and performance of storage solutions in modern digital environments.
The SoC Platform from SEMIFIVE is a comprehensive solution facilitating the creation of custom silicon platforms rapidly and cost-effectively. It integrates pre-verified silicon IPs and utilizes optimized design methodologies geared towards reducing both risks and costs while accelerating turnaround times. The platform caters particularly to domain-specific architectures, providing a pre-configured and thoroughly vetted pool of IPs ready for immediate deployment. This platform enables swift development by offering a seamless and systematic integration of hardware with an easy bring-up for both hardware and software applications. It simplifies the process of turning ideas into silicon, ensuring lower non-recurring engineering costs and shortening the time to market significantly when compared to industry norms. The SoC Platform offers several engagement models, each designed to meet different customer needs, whether they require maximum efficiency with existing IPs or more flexibility to integrate third-party components. Technical highlights include sophisticated CPU and memory interface options as well as advanced integration possibilities for AI inference, big data analytics, and other critical applications. Designed for modern high-performance computing environments, it supports rapid prototyping and efficient system development with robust user support throughout the process.
I-fuse Replaser elevates standard OTP memory solutions by addressing common flow issues associated with traditional non-volatile memories. With its non-explosive programming capability, Replaser distinguishes itself by adopting an innovative approach that simplifies the semiconductor design process, negating the need for additional charge-pump circuits. The Replaser variant supports a broad spectrum of process nodes, ranging from the classical 0.7 µm to the contemporary 12 nm, offering a versatile integration that fulfills unique design demands. By retaining robust programmability and superior operational ranges, it solidifies its stance in advanced applications demanding consistency and reliability. This tailored solution assures seamless implantation into various applications, improving overall device resilience and lowering failure rates. It empowers products where stable memory performance under varied environmental conditions is vital, ensuring optimal functionality across automotive, industrial, and other mission-critical domains.
The I-fuse S3 variant introduces an advanced architecture that scales effectively while maintaining a balance between size and power consumption. It revolutionizes one-time programmable memory by offering compact dimensions alongside unparalleled reliability. This innovation is explicit in its ability to function fluidly across numerous semiconductor processes, from 12 nm to 180 nm. Particularly notable is its resilience, meeting AEC-Q100 Grade 0 standards essential for modern automotive technology. This aspect assures zero defect rates, reinforcing customer confidence in high-stakes industrial and medical environments. By refining the foundational I-fuse system, the S3 ensures an optimized performance that fosters lower programming and read voltages, enhancing device efficiency. I-fuse S3 positions itself as a strategic enhancement for products seeking to differentiate on reliability and compactness, contributing fully to achieving outstanding market adaptability. This strength, coupled with its proprietary design features, drives superior results in energy efficiency and temperature management without necessitating additional complex processing enhancements.
Menta’s eFPGA IP cores represent the frontier of integrated programmable logic technology. These cores are designed with a third-party standard-cell foundation, ensuring seamless compatibility across any production node and technology. This innovative platform transforms traditional design approaches by integrating FPGA functionality directly within ASICs, providing enhanced customization and reconfigurability. This makes Menta's eFPGA ideal for edge chips that demand adaptability, security, and optimized performance. The eFPGA technology is engineered to afford significant power savings, crucial for applications constrained by power usage, like mobile and IoT devices. They reduce the interconnect overhead and dispense with the need for off-chip communication, maximizing energy efficiency. Furthermore, Menta’s design enables the embedding of adaptable security features within the digital circuitry, reinforcing encryption, authentication, and secure boot capabilities. Offering exceptional scalability, the eFPGA allows for dynamic scaling of logical resources for evolving design requirements. Whether enhancing logic elements, memory, or signal processing capacity, Menta’s eFPGA solutions ensure engineers can cater to their application's precise needs without reconstructing their designs, thus speeding up the time-to-market.
Menta’s Adaptive Digital Signal Processor (DSP) is tailored for managing and optimizing signal processing tasks within embedded systems. This IP is ideal for applications demanding high processing performance without compromising energy consumption or space. Utilizing Menta’s standard-cell approach, this DSP ensures ease of integration across various process nodes with high efficiency. Integrated with customizable algorithms and interfaces, Menta’s DSP provides engineers the flexibility to implement specific processing tasks tailored to their applications. This adaptability is crucial for areas like real-time data analysis and machine learning, where rapid response and prediction accuracy are essential. By leveraging the advantages of Menta’s eFPGA base, such processors offer exemplary processing speed, reduced latency, and energy-efficient operation. These attributes significantly contribute to optimizing applications across sectors including automotive, telecommunications, and portable electronics, making Menta’s DSP a standout choice for developers seeking performance and innovation.
VisualSim Technology IP consists of an extensive library of more than 150 IP blocks, purpose-built to enhance system model construction and exploration. These blocks cover a broad spectrum of functionalities, including hardware elements like processors, caches, and buses, as well as software components such as RTOS and schedulers. By providing timing, power, and functional details, these blocks serve as building blocks for intricate system models that require accurate simulation. The IP blocks are developed in line with standard specifications, ensuring compatibility and facilitating detailed system analysis. Each block is designed to be flexible, allowing users to access internal structures and modify parameters such as buffer sizes, scheduler settings, and timing attributes to suit specific project requirements. This customization capability ensures that users can tailor the IP blocks to fit varying design specifications and application needs. VisualSim Technology IP significantly contributes to the system design process by offering polymorphic blocks that seamlessly connect with multiple interfaces and devices. This feature eliminates the need for custom protocol converters, simplifying the integration of complex systems. The library's versatility makes it a valuable asset for developing solutions across diverse application areas, including automotive, industrial, and telecommunication sectors.
The Cryptographic Core offers a comprehensive suite of classical cryptographic solutions. This product leverages well-established algorithms like AES for symmetric encryption and ECC for asymmetric encryption. Its design caters to both high and low-end applications, ensuring compatibility across various devices. This core is crucial for maintaining confidentiality and integrity in systems where traditional cryptography still reigns supreme. With the increasing vulnerability posed by advancing technology, including potential quantum threats, this Cryptographic Core provides secure encryption and decryption processes. Utilizing advanced algorithms such as RSA and variants of elliptic curve cryptography (ECC), it supports the secure exchange of information. Despite looming quantum computing challenges, many elements of classical cryptography remain effective and secure. The Cryptographic Core stands as a reliable option while industries transition towards more robust quantum-safe systems. It offers flexibility and adaptability, accommodating specific security needs through customization and configuration for various performance levels.
Aragio Solutions has designed a comprehensive range of general-purpose I/O circuits aimed at meeting the rigorous demands of integrated circuit (IC) designs. These circuits feature robust ESD and latch-up tolerance, ensuring reliability under various operating conditions. Designers benefit from an array of power pads and configuration options for isolated power domains, which can be adapted for specific IC design requirements. Particularly notable is the inclusion of programmable GPIO, which provides fault-tolerant inputs. The architecture supports multiple power supply sequencing requirements, ensuring a smooth and regulated flow of power during operation. Additional features like distributed power-on-control enable effective system powering, while maintaining the structural integrity and function of the design. Aragio has made sure that their GPIO solutions are compatible with different technological environments, demonstrated by their silicon-proven implementations across various process nodes like 28nm and 40nm, available at foundries such as GLOBALFOUNDRIES and TSMC. This adaptability and proven efficacy make them indispensable for modern electronic systems where versatility and reliability are crucial.
The Blazar Bandwidth Accelerator Engine is a cutting-edge solution providing unprecedented acceleration capability for FPGA systems. It is designed to undertake in-memory computation, substantially boosting data processing times while integrating expansive memory and low-latency access. The Blazar engine leverages its robust memory architecture to offer highly efficient operations in environments demanding rapid data handling, proving ideal for bandwidth-intensive applications such as advanced network processing and SmartNIC solutions. Distinguished by features like in-memory compute capabilities and optional RISC cores for additional processing power, the Blazar Engine transforms traditional data handling processes. It supports dual-port memory access, allowing simultaneous reading and writing operations—a significant advancement for systems tasked with managing fluctuating data loads efficiently. Its capacity to perform billions of read operations per second illustrates its aptitude in high-demand scenarios. The Blazar Engine's design ensures integration into existing systems with minimal disruption, providing designers with a seamless transition path. This solution is particularly beneficial in dynamic settings where real-time data metrics and serial link aggregations are critical. In bolstering communication infrastructures with accelerated processing abilities, the Blazar engine fosters developments in areas like 5G networks, ensuring flexible, high-output operations while maintaining cost-effectiveness.
Dolphin Semiconductor's Foundation IPs are crafted to enhance the efficiency and cost-effectiveness of System-on-Chip (SoC) designs through robust offerings of embedded memories and standard-cell libraries. Specially designed for energy-efficient applications, these components help optimize space and power usage while ensuring the cutting-edge performance of modern electronic devices. Incorporated within Dolphin's Foundation IP portfolio are standard cells that allow chip designers to achieve up to 30% density gains at the cell level, compared to conventional libraries. Further, these components are engineered to support always-on applications with exceptionally low leakage rates. The Foundation IP suite optimizes SoC designs by delivering dramatically reduced leakage and area consumption, avoiding the additional cost and complexity of using a regulator. The memory compilers within Foundation IPs offer ultra-low power and high-density memory solutions, including SRAM and via-programmable ROMs. These are formulated to deliver up to 50% energy savings, providing flexibility with multi-power modes and adaptable to varied instances. With optimization for TSMC processes, Dolphin's Foundation IPs provide an essential backbone for creating innovative, efficient, and sustainable SoC products.
Brite's YouIO delivers a comprehensive high-speed I/O solution, encompassing a range of interfaces like DDR, ONFI, and LVDS standards, for varied applications. Each profile is crafted to optimize performance across its specified duty cycles, capitalizing on Brite's competitive I/O features such as the on-die termination (ODT) and impedance calibration functions. Support for DDR standards from DDR2 through to DDR4, and LPDDR2 to LPDDR4x, YouIO achieves transfer rates from 200Mbps up to 4266Mbps. The ONFI I/O is compatible with ONFI versions 4.1 to 3.2, ensuring sustained operation in NAND flash applications with advanced impedance and termination features. LVDS I/O provides differential signaling suitable for chip-to-chip communication, supporting data rates up to 2Gbps and allowing for low voltage operations at 2.5V or 1.8V. Such versatility makes YouIO a fitting contender for applications spanning telecommunications, data centers, and advanced computing systems.
The Standard-Cell Memory Compiler is a versatile solution designed to offer ultra-low voltage operating memories, suitable for a range of applications from IoT devices to multimedia processing. Engineered to minimize power consumption while offering high flexibility, this compiler supports a seamless transition across various process nodes, enhancing the design adaptability and integration ease for semiconductor developers. Key features include its capacity to operate at ultra-low voltage, which is essential for edge sensing applications in IoT environments. Additionally, it provides multi-ported cache options for DSPs and MCUs, making it highly suitable for complex processing tasks that require efficient data caching. This solution emphasizes easy migration capabilities, allowing for integration across different technological landscapes with minimal effort. It is well-suited for applications requiring customizable size and port configurations, and is designed to be integrated as a soft macro, providing users with substantial flexibility in design and implementation.
Foundation IP offers a critical infrastructure for chip design, consisting of essential building blocks like standard cells, memory compilers, and I/O cells. These components are designed to optimize the integration of various functionalities into System-on-Chip (SoC) architectures. By providing a foundational layer that supports scalable and customizable configurations, Foundation IP helps designers ensure high performance and efficiency in their applications. The IP is crafted to cater to a wide range of semiconductor process technologies, which enhances its compatibility with various design specifications. It facilitates seamless integration in diverse electronic products, supporting the varied needs of the tech industry. Moreover, these foundational IP blocks are optimized for power efficiency and performance, making them ideal for portable electronics and IoT devices where battery longevity is critical. Foundation IP is engineered with a focus on quality and reliability, offering a significant advantage in the competitive landscape of chip design. As part of a comprehensive product suite, Foundation IP allows designers to push the boundaries of innovation by enabling more complex integrations without compromise.
The Racyics® ABX Platform leverages Adaptive Body Biasing (ABB) technology to ensure reliable ultra-low voltage operation down to 0.4V. This platform is specifically designed to compensate for variations in process, supply voltage, and temperature, ensuring high yield in different environmental conditions. An ideal choice for automotive applications, it affords a substantial 76% reduction in leakage power for systems enduring ambient temperatures up to 150°C. Moreover, the use of Forward Body Biasing (FBB) technology augments performance up to 10.3 times even at low voltages of 0.5V. The platform is extensive, offering components like ABB generators, standard cells, and SRAM IP, suited for both ultra-low-power (ULP) and high-performance applications. Ensuring corner tightening and implementation awareness, it optimizes Power-Performance Area (PPA) metrics, delivering consistent performance and power efficiency. As part of a standard design flow, it integrates easily, offering a transparent improvement in PPA at the design phase. This silicon-proven platform includes several additional components for ease of integration, such as the ULV Clock Generator ranging from 20MHz to 1GHz, and specialized IP for glueless interfacing. It supports applications requiring stringent automotive ISO26262 safety standards, providing a well-rounded solution for demanding IC design projects.
The xcore-200 series stands out with its capability to offer robust solutions for the Internet of Things, providing phenomenal computation, DSP, IO, and control in a consolidated architecture. This series is divided into three device classes: the XU series supports USB interfaces, the XE series facilitates gigabit ethernet applications, and the XL series offers flash memory inclusion. This stratification allows designers to select solutions that are optimally aligned with their application's requirements, without compromising on performance. Within the xcore-200, processing efficiency is elevated via a dual-issue processor pipeline, which aids in boosting compute performance significantly, even under constrained conditions. The chip's design can house between 8 to 32 logical cores, supporting dynamic task executions that include but are not limited to, complex DSP and standard computational operations. This flexibility extends to its communication protocol with a high-speed internal switch facilitating inter-core data transfer, enhancing the chip's utility in multi-threaded workloads. Complementing its processing prowess, the xcore-200 features configurable I/O ports that bolster serial and parallel data operations, making it ideal for applications necessitating high-speed, real-time interaction with external systems. Additionally, the series incorporates secure boot features and on-chip memory ranging from 512KB to 1024KB, ensuring both operational security and ample data handling capacity.
Swissbit's D2200 is a high-performance PCIe SSD engineered to handle data-intensive applications commonly found in data centers and enterprises. This SSD meets the formidable challenges of contemporary computing, delivering substantial read and write speeds through its advanced PCIe interface. Designed to improve operational efficiencies, the D2200 is perfect for enterprises aiming to optimize their data handling capabilities and reduce latency. It supports sustained performance, making it ideal for applications where constant data swapping reliability is crucial.
The Standard Cell Library (STD-Cell Library) from the offering includes a range of design tools aimed at optimizing performance, power, and area parameters in chip design. It features a broad array of standard cells and supports customization for more complex application needs. This library forms the core of foundational IP, providing essential building blocks to enhance the chip design framework and integrate efficiently within various process nodes.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!