All IPs > Memory & Logic Library > Standard cell
The "Standard Cell" category within our Memory & Logic Library is foundational for designing efficient and scalable integrated circuits. Standard cells form the basic building blocks of digital logic circuits, enabling designers to create complex and customized chip designs with ease and precision. These cells include a variety of digital components like logic gates, multiplexers, flip-flops, and other functional elements that are crucial for building sophisticated semiconductor devices.
One of the primary uses of standard cell semiconductor IPs is in the development of application-specific integrated circuits (ASICs). By utilizing a library of pre-defined, verified cells, designers can optimize the performance, power consumption, and silicon area of chips, leading to more cost-effective and energy-efficient solutions. This approach not only accelerates the design process but also enhances the reliability and scalability of the final product.
Additionally, standard cell libraries are integral to the process of digital design automation (DDA). These libraries allow for the automation of various aspects of chip design, including layout generation and optimization. The consistent use of standardized cells ensures that designs can be easily adapted or modified to meet specific project requirements without re-inventing the wheel for each component.
Within the category of standard cell semiconductor IPs, you'll find a diverse range of products tailored to different performance and density needs. Whether you're working on high-speed processor cores or low-power consumer electronics, our collection offers the flexibility to cater to various design constraints and objectives. By integrating these standard cells into your design flow, you can achieve superior functionality while maintaining efficiency and reliability in your semiconductor products.
The A25 processor model is a versatile CPU suitable for a variety of embedded applications. With its 5-stage pipeline and 32/64-bit architecture, it delivers high performance even with a low gate count, which translates to efficiency in power-sensitive environments. The A25 is equipped with Andes Custom Extensions that enable tailored instruction sets for specific application accelerations. Supporting robust high-frequency operations, this model shines in its ability to manage data prefetching and cache coherence in multicore setups, making it adept at handling complex processing tasks within constrained spaces.
Dolphin Technology provides an extensive range of standard cell libraries that are critical for any SoC design project. These libraries include over 5,000 fully customizable cells, each precisely crafted to optimize speed, power, density, and routability. The standard cells are verified in silicon and designed for use across various process technologies, making them an ideal choice for a wide range of applications. The standard cell libraries support various process nodes such as 6-track, 7-track, and up to 14-track configurations, suitable for everything from high-performance to ultra-high density applications. Dolphin Technology’s standard cell IP offerings include Multi-VT (SVT, HVT, LVT) and multi-channel options, enabling flexibility in design to accommodate the specific needs of semiconductor projects. These cell libraries are tailored to support high-performance computing, provide efficiency in wafer yield, and ensure optimal SoC pricing. This high degree of customization, coupled with a focus on power and density, offers excellent options for semiconductor professionals aiming to create high-performance designs efficiently and cost-effectively.
NRAM Technology by Nantero represents a significant leap forward in memory technology, utilizing carbon nanotubes to create non-volatile memory that outperforms traditional solutions. This technology is designed to combine the speed and durability of DRAM with the non-volatility of flash, providing a much-needed enhancement in performance and efficiency. One of the core strengths of NRAM is its ability to function in extreme conditions, maintaining data integrity without the need for constant power. Its low power requirements make it an ideal choice for a variety of applications, ranging from consumer electronics to high-performance computing infrastructures. Furthermore, NRAM's inherent scalability ensures that it can be seamlessly integrated into existing manufacturing processes with minimal disruption, offering a path forward for industries looking to enhance their memory capabilities without prohibitive costs. Its versatility and robustness continue to make it a highly attractive alternative to current memory technologies.
YouDDR technology is a sophisticated suite that includes a DDR controller, PHY, and I/O, coupled with specially developed tuning and testing software. This complete subsystem not only manages data access but also enhances system reliability through meticulously crafted software solutions, ensuring efficient operation under varying conditions.
xcore.ai is a powerful platform tailored for the intelligent IoT market, offering unmatched flexibility and performance. It boasts a unique multi-threaded micro-architecture that provides low-latency and deterministic performance, perfect for smart applications. Each xcore.ai contains 16 logical cores distributed across two multi-threaded processor tiles, each equipped with 512kB of SRAM and capable of both integer and floating-point operations. The integrated interprocessor communication allows high-speed data exchange, ensuring ultimate scalability across multiple xcore.ai SoCs within a unified development environment.
The AndeShape Platforms are designed to streamline system development by providing a diverse suite of IP solutions for SoC architecture. These platforms encompass a variety of product categories, including the AE210P for microcontroller applications, AE300 and AE350 AXI fabric packages for scalable SoCs, and AE250 AHB platform IP. These solutions facilitate efficient system integration with Andes processors. Furthermore, AndeShape offers a sophisticated range of development platforms and debugging tools, such as ADP-XC7K160/410, which reinforce the system design and verification processes, providing a comprehensive environment for the innovative realization of IoT and other embedded applications.
Secure OTP is a cutting-edge non-volatile memory solution designed to safeguard key, data, and secret storage with enhanced protection against hardware attacks. It features a combination of physical macros and digital RTL, offering robust anti-tamper and integrated protection mechanisms. This solution is specifically architected for integration in CMOS technologies and is compatible across numerous IC and ASIC applications. By incorporating a 1024-bit PUF for scrambling and I/O shuffling, Secure OTP significantly elevates stored data security, effectively making it tamperproof. As digital security challenges mount, Secure OTP provides a modernized answer, ensuring the safekeeping of critical information across its lifecycle. Its adoption addresses prevalent security gaps in legacy e-fuse solutions and is instrumental in extending robust defense systems within SoC environments, acting as a cornerstone for comprehensive hardware security strategies.
CodaCache delivers high efficiency in SoC environments by serving as a highly configurable last-level cache. It addresses design challenges related to performance and power use by effectively managing data access and system scalability. Supporting flexible configurations, the IP adapts seamlessly into various SoC layouts, optimizing memory latency and power consumption. The strategic use of CodaCache in tandem with Arteris's NoC solutions enhances overall system performance, allowing for smoother data flow and faster processing speeds while mitigating bottlenecks.
CodaCache delivers high efficiency in SoC environments by serving as a highly configurable last-level cache. It addresses design challenges related to performance and power use by effectively managing data access and system scalability. Supporting flexible configurations, the IP adapts seamlessly into various SoC layouts, optimizing memory latency and power consumption. The strategic use of CodaCache in tandem with Arteris's NoC solutions enhances overall system performance, allowing for smoother data flow and faster processing speeds while mitigating bottlenecks.
The Spiking Neural Processor T1 is a microcontroller tailored for ultra-low-power applications demanding high-performance pattern recognition at the sensor edge. It features an advanced neuromorphic architecture that leverages spiking neural network engines combined with RISC-V core capabilities. This architecture allows for sub-milliwatt power dissipation and sub-millisecond latency, enabling the processor to conduct real-time analysis and identification of embedded patterns in sensor data while operating in always-on scenarios. Additionally, the T1 provides diverse interfaces, making it adaptable for use with various sensor types.
The Flash Protection Series is a sophisticated suite of security solutions designed to extend the secure boundaries of SoC architectures into flash storage realms. By utilizing PUF technology, this series offers three primary solutions: PUFef for embedded flash, PUFenc for external NAND flash, and PUFxip for external NOR flash. Each solution provides unique protection capabilities such as encryption, real-time decryption, and execution to maintain data integrity and confidentiality. With these protections in place, SoCs achieve a higher level of security, preventing unauthorized access and ensuring that sensitive data remains protected throughout its lifecycle. This series is compatible with a wide range of foundries, making it a flexible choice for designers aiming to implement robust security measures without compromising on performance or compatibility.
Designed for precision applications in healthcare and IoT sectors, the Stereax micro battery offers a compact yet powerful energy solution. These rechargeable batteries are tailored to support miniaturized medical devices such as neurostimulators and sensors. Stereax batteries stand out due to their razor-thin design and robust energy capacity, features that are crucial for frequent and reliable device operations. The Stereax series is specifically engineered to deliver consistent power in a mm-scale form factor which aligns seamlessly with the dimensions of most electronic chips. The absence of liquid or polymer within its construction enhances its reliability and safety, crucial for sensitive applications in medical and industrial environments. One of the captivating aspects of these batteries is their performance excellence despite the miniature size. They are crafted for longevity with over 1000 charge cycles, minimal leakage rates, and sustained pulse power delivery, assuring long-term functionality in critical applications. The collaboration with Cirtec Medical frames a pathway for widespread utilization in med-tech and smart sensor industries.
Arteris's Ncore Cache Coherent Interconnect IP addresses the complex challenges of multi-core ASIC development, offering a scalable, highly configurable solution for coherent network-on-chip designs. This IP supports multiple protocols, including Arm and RISC-V, and is engineered to comply with ISO 26262 for safety-critical applications. Ncore enables seamless communication and cache coherence across varied processor cores, enhancing performance while meeting stringent functional safety standards. Its capability to automate Fault Modes Effects and Diagnostic Analysis (FMEDA) further simplifies safety compliance, proving its value in advanced SoCs where reliability and high throughput are critical.
The General Purpose Accelerator (Aptos) from Ascenium stands out as a redefining force in the realm of CPU technology. It seeks to overcome the limitations of traditional CPUs by providing a solution that tackles both performance inefficiencies and high energy demands. Leveraging compiler-driven architecture, this accelerator introduces a novel approach by simplifying CPU operations, making it exceptionally suited for handling generic code. Notably, it offers compatibility with the LLVM compiler, ensuring a wide range of applications can be adapted seamlessly without rewrites. The Aptos excels in performance by embracing a highly parallel yet simplified CPU framework that significantly boosts efficiency, reportedly achieving up to four times the performance of cutting-edge CPUs. Such advancements cater not only to performance-oriented tasks but also substantially mitigate energy consumption, providing a dual benefit of cost efficiency and reduced environmental impact. This makes Aptos a valuable asset for data centers seeking to optimize their energy footprint while enhancing computational capabilities. Additionally, the Aptos architecture supports efficient code execution by resolving tasks predominantly at compile-time, allowing the processor to handle workloads more effectively. This allows standard high-level language software to run with improved efficiency across diverse computing environments, aligning with an overarching goal of greener computing. By maximizing operational efficiency and reducing carbon emissions, Aptos propels Ascenium into a leading position in the sustainable and high-performance computing sector.
Silvaco’s Standard Cell Libraries are designed to meet the demands of modern semiconductor processes. They offer high performance, optimized area usage, and low power consumption. These libraries enable a broad range of design optimizations through finely tuned transistor sizing and multiple drive strengths. Additionally, they include unique features like Power Management Kits for enhanced performance and Engineering Change Order kits for late-stage design modifications. Each library is crafted for flexibility across various applications, from minimal area designs to high-speed implementations. The libraries support multiple Vt (threshold voltage) cells and varied track heights, providing designers with additional options to fine-tune designs to meet specific requirements. Specialty libraries include enhancements such as radiation hardness and high-voltage capabilities, tailoring them for niche applications requiring robust performance under extreme conditions. Backing all this is Silvaco's comprehensive support for a wide array of processed nodes and foundries. From low-leakage to high-speed applications, these libraries have been proven in a variety of settings, making them a versatile choice for today's advanced semiconductor designs.
Tower Semiconductor's BCD technology platform excels in power management applications, offering exceptional versatility and efficiency. With capabilities to handle up to 700V, it stands out as a leading solution for high voltage applications such as motor drivers, DC-DC converters, and PMICs. The technology is engineered to deliver low resistance and high current handling, which is crucial for maintaining efficiency in power-dense environments. This BCD platform supports advanced isolation schemes and high digital integration, making it ideal for integrating complex power control systems within minimal footprint. The comprehensive process allows for the production of power ICs that cater to diverse industries including automotive, industrial, and consumer electronics. Equipped with robust design rules and a wide array of supported MOSFETs, diodes, and bipolar transistors, Tower's BCD solutions enhance reliability and performance. This technology is part of their expansive semiconductor offering, reflecting their commitment to providing tailored solutions that meet the modern industry's stringent demands for efficiency and integration.
RIFTEK Europe's Absolute Linear Position Sensors are pivotal for precise measurement tasks requiring accurate activity data. Also known as Absolute Linear Encoders, they provide indispensable tracking of displacements and movements in engineering applications. Featuring in two main models, RF251 for industrial environments and RF256 with display capabilities for laboratory settings, these sensors are tailored for diverse operational conditions. Known for their high accuracy and reliability, the RF25x series offers measurement ranges from 3 mm to 55 mm with resolution options from 0.1 µm to 10 µm. This design assures precise data capture consistently across various parameters, enhancing the robustness required for intricate measurements like deformation tracking and geometry profiling. Equipped with multiple output interfaces, including digital communication protocols like RS422 and analog options, these sensors adapt to various needs. Their design considers industrial constraints, providing IP57 enclosure rating for RF251 series to ensure resilience under harsh conditions while maintaining optimal performance. Whether in a research lab or heavy-duty industrial rig, these sensors offer unparalleled measurement capabilities.
The iCan PicoPop® is a sophisticated System on Module (SOM) based on Xilinx's Zynq UltraScale+. This miniaturized module is pivotal in simulations requiring high-performance processes like video signal processing within aerospace applications. It serves as the backbone for complex embedded systems, ensuring reliable and efficient operation in demanding environments.
The ReRAM Memory technology from CrossBar offers a revolutionary approach to data storage, diverging from conventional memory systems. This technology leverages a simple structure that allows it to scale down below 10nm and integrate directly with logic circuits in the same fabrication. This integration results in an optimal blend of low energy usage and high endurance, making it ideal for demanding applications such as data centers and IoT. ReRAM's capability to provide 1/20th the energy consumption, coupled with a 1000x improvement in endurance and dramatic enhancements in read/write performance, makes it a superior alternative to traditional memory technologies. The capacity for on-chip terabytes of storage further augments its appeal for modern computing needs. The innovation extends to ReRAM's ability to stack in 3D and serve various industries, from secure computing to artificial intelligence, providing the necessary performance and security for the emerging digital landscape.
Tailored towards specialty memory architectures, Spectral CustomIP delivers a versatile range suited for various IC applications. Its architecture supports Binary and Ternary CAMs, Multi-Ported memories, and Low Voltage SRAMs, among others, with high-density and low-power designs core to its offering. By using proprietary bit cells, this IP ensures robust performance across operations, coupled with high speed facilitated by performance-oriented circuitry. Spectral CustomIP, supporting standard CMOS, SOI, and embedded Flash processes, offers flexibility through its Memory Development Platform. Users can modify IP designs, supporting diverse technological needs while maintaining high density and low power consumption. This adaptability meets the varied demands of IC designs, suitable for consumer electronics, graphically intensive applications, and mission-critical devices. Providing rich specialty memory selections, Spectral's offerings promote differentiation for IC products within competitive markets. The memory compilers developed under platforms like MemoryCanvas and MemoryTime afford customizable options, including power management, multi-port configurations, and test mode integrations, aligning with intricate design requirements across technological fields.
I-fuse is designed for seamless integration into standard semiconductor processes, distinguished by its non-explosive mechanism. This one-time programmable memory (OTP) stands out for not requiring special processes or charge pumps, offering ease of use and high reliability. Encapsulated within it is a patented technology that spans processes from 0.7 µm to 22 nm, ensuring flexibility across various manufacturing environments. This innovative solution emphasizes robustness, qualifying to AEC-Q100 standards and making it ideal for automotive, industrial, and medical applications. Its compact design doesn't compromise on performance, providing low programming voltage and low power consumption. I-fuse's adaptability across multiple temperature ranges makes it suitable for both high and low-temperature environments. Incorporating I-fuse into products enhances their competitive edge, thanks to the extensive reliability and testability aspects intrinsically built into the design. It allows seamless product evolution, promoting innovation without sacrificing dependability.
The SoC Platform by SEMIFIVE facilitates the rapid development of custom silicon chips, optimized for specific applications through the use of domain-specific architectures. Paired with a pool of pre-verified IPs, it lowers the cost, mitigates risks, and speeds up the development timeline compared to traditional methods. This platform effortlessly supports a multitude of applications by providing silicon-proven infrastructure. Supporting various process technologies, this platform integrates seamlessly with existing design methodologies, offering flexibility and the possibility to fine-tune specifications according to application needs. The core of the platform's design philosophy focuses on maximizing reusability and minimizing engineering overhead, key for reducing time-to-market. Designed for simplicity and comprehensiveness, the SoC Platform offers tools and models that ensure quality and reduce integration complexity, from architecture and physical design to software support. As an end-to-end solution, it stands out as a reliable partner for enterprises aiming to bring innovative products to market efficiently and effectively.
Spectral MemoryIP is a comprehensive set of silicon-proven memory solutions that combine high-density and low-power architectures, ideal for a vast array of storage needs in complex systems. Comprising standard 6 compiler architectures like Single Port and Dual Port SRAMs, ROM, and various Register Files, Spectral MemoryIP leverages both foundry and tailor-made bit cells for reliable operation. Its architecture focuses on performance optimization and minimal power consumption, aimed at integrating high-speed functionality efficiently. The IP is built to adapt to standard CMOS technologies and is augmented by institutions like MemoryCanvas and MemoryTime, which aid in memory development and compilers. Users benefit from its customizable nature, with source code access allowing design modifications and technology porting, tailored to specific needs while optimizing embedded storage solutions. In addressing embedded memory requirements, Spectral's solutions like SpectralSPSRAM and SpectralDPSRAM are designed for sizable monolithic instances, with capabilities extending from scratch pad memories to nonvolatile storage needs. The innovations encompass low dynamic power usage and superior speed, ensuring the adaptability and efficiency necessary for advanced applications like IoT and AI.
The Cryptographic Core offers a comprehensive suite of classical cryptographic solutions. This product leverages well-established algorithms like AES for symmetric encryption and ECC for asymmetric encryption. Its design caters to both high and low-end applications, ensuring compatibility across various devices. This core is crucial for maintaining confidentiality and integrity in systems where traditional cryptography still reigns supreme. With the increasing vulnerability posed by advancing technology, including potential quantum threats, this Cryptographic Core provides secure encryption and decryption processes. Utilizing advanced algorithms such as RSA and variants of elliptic curve cryptography (ECC), it supports the secure exchange of information. Despite looming quantum computing challenges, many elements of classical cryptography remain effective and secure. The Cryptographic Core stands as a reliable option while industries transition towards more robust quantum-safe systems. It offers flexibility and adaptability, accommodating specific security needs through customization and configuration for various performance levels.
Menta’s eFPGA IP cores represent the frontier of integrated programmable logic technology. These cores are designed with a third-party standard-cell foundation, ensuring seamless compatibility across any production node and technology. This innovative platform transforms traditional design approaches by integrating FPGA functionality directly within ASICs, providing enhanced customization and reconfigurability. This makes Menta's eFPGA ideal for edge chips that demand adaptability, security, and optimized performance. The eFPGA technology is engineered to afford significant power savings, crucial for applications constrained by power usage, like mobile and IoT devices. They reduce the interconnect overhead and dispense with the need for off-chip communication, maximizing energy efficiency. Furthermore, Menta’s design enables the embedding of adaptable security features within the digital circuitry, reinforcing encryption, authentication, and secure boot capabilities. Offering exceptional scalability, the eFPGA allows for dynamic scaling of logical resources for evolving design requirements. Whether enhancing logic elements, memory, or signal processing capacity, Menta’s eFPGA solutions ensure engineers can cater to their application's precise needs without reconstructing their designs, thus speeding up the time-to-market.
VisualSim Technology IP offers a comprehensive library of over 150 pre-designed blocks that facilitate rapid system design and verification. These blocks cover a wide array of domains from hardware interfaces and processors to resource management systems and network models, each defined with precise functionality, timing, and power attributes. Each IP block is modeled according to standards or vendor datasheets and validated against timing diagrams ensuring accurate implementation in system-level models. The blocks include a variety of specifications that users can manipulate, such as buffer sizes, scheduler settings, and arbitration schemes, making them highly customizable to specific design requirements. The technology IP also supports polymorphic behavior and standard connectivity across different hardware and interfaces, eliminating the need for custom converters. Designed to maintain adherence to the latest industry standards, VisualSim Technology IP provides backward compatibility and regular updates to support evolving project needs. Users are given the ability to delve into the internals of these models, modify them as required, and conduct extensive analysis through a suite of reporting tools that provide insights on utilization, delays, and effectiveness of arbitration schemes.
I-fuse Replaser elevates standard OTP memory solutions by addressing common flow issues associated with traditional non-volatile memories. With its non-explosive programming capability, Replaser distinguishes itself by adopting an innovative approach that simplifies the semiconductor design process, negating the need for additional charge-pump circuits. The Replaser variant supports a broad spectrum of process nodes, ranging from the classical 0.7 µm to the contemporary 12 nm, offering a versatile integration that fulfills unique design demands. By retaining robust programmability and superior operational ranges, it solidifies its stance in advanced applications demanding consistency and reliability. This tailored solution assures seamless implantation into various applications, improving overall device resilience and lowering failure rates. It empowers products where stable memory performance under varied environmental conditions is vital, ensuring optimal functionality across automotive, industrial, and other mission-critical domains.
The I-fuse S3 variant introduces an advanced architecture that scales effectively while maintaining a balance between size and power consumption. It revolutionizes one-time programmable memory by offering compact dimensions alongside unparalleled reliability. This innovation is explicit in its ability to function fluidly across numerous semiconductor processes, from 12 nm to 180 nm. Particularly notable is its resilience, meeting AEC-Q100 Grade 0 standards essential for modern automotive technology. This aspect assures zero defect rates, reinforcing customer confidence in high-stakes industrial and medical environments. By refining the foundational I-fuse system, the S3 ensures an optimized performance that fosters lower programming and read voltages, enhancing device efficiency. I-fuse S3 positions itself as a strategic enhancement for products seeking to differentiate on reliability and compactness, contributing fully to achieving outstanding market adaptability. This strength, coupled with its proprietary design features, drives superior results in energy efficiency and temperature management without necessitating additional complex processing enhancements.
Fundamental IP offerings include essential silicon building blocks such as standard cell libraries, general purpose I/O libraries, and compiler designs for SRAM, register files, and ROM. These foundational elements are crucial for creating flexible and scalable semiconductor solutions across multiple applications. The IP also encompasses low-voltage CMOS I/O capabilities and a range of PLLs and DLLs, facilitating robust clock and timing solutions. These foundational components are integral to helping designers achieve optimal performance and power efficiency in their system-on-chip (SoC) implementations. By utilizing these proven standard cells and I/O libraries, developers can streamline their design process, leading to faster time-to-market for their innovative solutions. Fundamental IP is highly adaptable, supporting numerous technology nodes and foundry options, ensuring broad compatibility and flexibility. This adaptability makes it an ideal choice for developing a wide array of electronics that require reliable and high-performance fundamental building blocks.
Designed to optimize performance, power, area, and reliability, Aragio's GPIO solutions offer a comprehensive range of general-purpose I/Os suited for integrated circuit design. These circuits are equipped with a complete set of power pads, corner and spacer pad cells, and breakers, ensuring a seamless implementation in varying design contexts. With specific considerations for power supply sequencing, these IPs utilize Distributed Power-on-Control (POC) during the power-up and power-down phases of systems. Their adaptable voltage range enables versatility across different system requirements, and they support the creation of isolated power domains to enhance design flexibility. This suite offers programmable GPIO and fault-tolerant configurations, ensuring robust input-output interfacing. Alongside this, support for isolated analog power supplies and a full complement of pads are provided, facilitating a wide range of electronic applications. The recommended operational conditions cover diverse voltage scenarios and operating temperatures, making these solutions viable for rigorous application environments. Moreover, the broad foundry support ensures that Aragio's GPIO solutions can be implemented across various manufacturing technologies, ranging from older nodes like 130nm to cutting-edge nodes like 7nm, thereby reaffirming the adaptability and long-term applicability of these IPs.
Dolphin Semiconductor's Foundation IPs are crafted to enhance the efficiency and cost-effectiveness of System-on-Chip (SoC) designs through robust offerings of embedded memories and standard-cell libraries. Specially designed for energy-efficient applications, these components help optimize space and power usage while ensuring the cutting-edge performance of modern electronic devices. Incorporated within Dolphin's Foundation IP portfolio are standard cells that allow chip designers to achieve up to 30% density gains at the cell level, compared to conventional libraries. Further, these components are engineered to support always-on applications with exceptionally low leakage rates. The Foundation IP suite optimizes SoC designs by delivering dramatically reduced leakage and area consumption, avoiding the additional cost and complexity of using a regulator. The memory compilers within Foundation IPs offer ultra-low power and high-density memory solutions, including SRAM and via-programmable ROMs. These are formulated to deliver up to 50% energy savings, providing flexibility with multi-power modes and adaptable to varied instances. With optimization for TSMC processes, Dolphin's Foundation IPs provide an essential backbone for creating innovative, efficient, and sustainable SoC products.
The YouIO series is tailored to support various input/output functions, integrating sophisticated interface solutions that make it suitable for diverse electronic applications. It is designed to maintain performance efficiency while minimizing energy consumption across platforms.
The Blazar Bandwidth Accelerator Engine is a cutting-edge solution for enhancing the performance of FPGA-based systems. This IC specializes in in-memory compute capabilities, enabling the acceleration of functions while providing high capacity, low latency memory for demanding applications. With bandwidth capabilities reaching an impressive 640 Gbps, this engine manages 5 billion reads per second, ideal for high-speed data environments. Incorporating optional RISC cores for enhanced computation, the Blazar Bandwidth Accelerator Engine supports dual port memory configurations and comes with 576Mb or 1Gb of embedded memory. These features make it well-suited for applications like SmartNIC & SmartSwitch, metering and statistics, and 5G UPF and BNG offload. Blazar's integration into systems allows for efficient serial link aggregation and simplifies the sub-system design for high-performing network infrastructures. The design focus on in-memory compute makes it a powerful tool for modern communication and data processing needs.
Menta’s Adaptive Digital Signal Processor (DSP) is tailored for managing and optimizing signal processing tasks within embedded systems. This IP is ideal for applications demanding high processing performance without compromising energy consumption or space. Utilizing Menta’s standard-cell approach, this DSP ensures ease of integration across various process nodes with high efficiency. Integrated with customizable algorithms and interfaces, Menta’s DSP provides engineers the flexibility to implement specific processing tasks tailored to their applications. This adaptability is crucial for areas like real-time data analysis and machine learning, where rapid response and prediction accuracy are essential. By leveraging the advantages of Menta’s eFPGA base, such processors offer exemplary processing speed, reduced latency, and energy-efficient operation. These attributes significantly contribute to optimizing applications across sectors including automotive, telecommunications, and portable electronics, making Menta’s DSP a standout choice for developers seeking performance and innovation.
The SOC Stability in Small Package from Green IP Core addresses the challenges of maintaining system-on-chip reliability within compact form factors. This solution is designed to offer robust performance without compromising the size and power efficiency that modern applications demand. This IP excels in integrating fault detection and correction capabilities within limited spaces, making it ideal for portable and handheld devices that require high stability and low footprint. By leveraging cutting-edge semiconductor technologies, it ensures that the chip maintains consistent performance even in fluctuating conditions, such as varying temperatures or unexpected power surges. The architecture guarantees that fault tolerance measures are in place, preserving the functionality of the chip across different environments and usage scenarios. The reliability provided by this IP is vital for consumer electronics, medical devices, and other applications where device performance and stability are critical, regardless of the size constraints. It’s a key component for industries looking to maximize efficiency while adhering to increasingly compact design requirements.
The Miscellaneous FEC and DSP IP Cores from Creonic encompass a comprehensive range of digital signal processing and forward error correction solutions tailored for various communication challenges. These cores are pivotal for enhancing signal integrity and performance across diverse communication frameworks. A standout feature within this collection is the Fast Fourier Transform (FFT/IFFT) core, which is crucial in converting signals between time and frequency domains, a key process in modern communication systems. Meanwhile, the DVB-GSE encapsulates data, optimizing payload organization for effective data transfer in broadcasting and network systems. Additional offerings include exemplary channel simulations, such as the Doppler Channel Core, which is essential for accurately predicting signal behavior in dynamic environments. These cores are crafted to provide maximum efficiency and can be seamlessly adapted for specific application requirements, ensuring high performance and resilience across a range of technological landscapes.
The Standard-Cell Memory Compiler from RAAAM provides a sophisticated approach to designing on-chip memory solutions. Engineered to optimize designs for various application needs, the compiler supports the efficient integration of memory blocks into SOCs, enhancing performance and reducing power usage. By facilitating the generation of memory blocks that can easily be scaled or customized, the Standard-Cell Memory Compiler serves as a versatile tool for engineers seeking to optimize chip designs.<br><br>This memory compiler aids in streamlining the design process by allowing the rapid prototype of memory configurations that are tailored to specific device needs. Its adaptability makes it an essential component in the development of chips for sectors requiring robust and efficient memory solutions, such as consumer electronics, telecommunications, and specialized computing sectors.<br><br>With its integral place in RAAAM's offering, the Standard-Cell Memory Compiler exemplifies the company's dedication to high-quality, customizable solutions that meet the nuanced demands of cutting-edge technologies. This tool ensures that clients can achieve optimal memory configurations that are both cost-effective and high-performing, thereby maintaining RAAAM's reputation as an innovator in semiconductor IP development.
Algo-Logic's Key Value Store (KVS) is a high-speed data storage solution that is optimized for FPGA platforms. Designed to deliver rapid data retrieval and processing capabilities, KVS facilitates real-time applications where quick access to data is critical. By leveraging FPGA technology, it achieves deep sub-microsecond latency in handling vast amounts of information, making it ideal for high-frequency trading and other time-sensitive computational tasks. The KVS platform supports robust data management operations, offering scalability and flexibility for handling concurrent data accesses efficiently. This makes it an attractive option for enterprises that require reliable, fast, and efficient data storage solutions to maintain competitive advantage in industries such as finance and telecommunications. In addition to its speed, the KVS solution ensures data integrity and security. This is critical in environments where data is a valuable asset, and protection against loss or corruption is paramount. Algo-Logic's KVS stands out as a synergistic component within their suite of FPGA solutions, enhancing data processing capabilities and overall system performance.
Swissbit's EM-30 e.MMC 5.1 is a versatile and dependable storage solution optimized for industrial applications. This product delivers high reliability and cost-efficiency, making it an ideal choice for embedding in complex systems that require enduring storage support. With its robust design, it is suited to withstand harsh operational environments, providing stable performance under varying conditions, and is engineered for long-term industrial use. The EM-30 supports NAND TLC technology allowing for significant data storage capabilities up to 256 GB, addressing the need for substantial data retention with optimal performance.
The Fault Detector is a fully digital solution engineered to identify faults within its logical circuitry. This versatile technology is crafted to pinpoint areas susceptible to soft errors or faults, flagging inconsistencies at its output. It achieves this through an embedded fault detection, management, and correction circuit meticulously integrated into the logical circuits. This proactive approach ensures the logical functions continue seamlessly, maintaining system integrity even when internal discrepancies occur. This advanced detection capability is crucial in environments where reliability cannot be compromised, such as in automotive and aerospace systems or critical industrial applications. The IP's flexibility allows it to be synthesized across a broad range of devices, ensuring compatibility with diverse platforms. Moreover, the Fault Detector exemplifies power efficiency, consuming additional energy only during fault correction processes, thus ensuring resourcefulness in its operation. This IP becomes an essential tool for developers seeking to integrate sophisticated error management into their systems, guaranteeing enhanced product reliability and longevity.
The logiMEM IP offers a versatile, parametric solution for handling DDR3 SDRAM. Designed to operate seamlessly with AMD Series 7 FPGAs/SoCs, it provides efficient memory access with optimized size and flexibility. This IP is ideal for projects requiring robust memory control capabilities, supporting seamless data handling and reducing system overhead in data-heavy applications.
The ABX Platform from Racyics showcases state-of-the-art Adaptive Body Biasing (ABB) technology, primarily designed for use in GlobalFoundries' 22FDX® technology. This innovative platform facilitates reliable operation at ultra-low voltages down to 0.4V, accommodating variations in process, supply voltage, and temperature. For automotive applications, this platform promises a significant reduction in leakage power, up to 76% at critical automotive-grade conditions. The platform also enables a performance boost of up to 10.3 times under ultra-low voltage operation, highlighting its efficiency in high-performance applications. Key components of the ABX Platform include ABB generators, standard cells, and SRAM IPs, all optimized for ABB-aware implementation to enhance power, performance, and area metrics. These features ensure a guaranteed performance backed by silicon-proven solutions, offering a streamlined path from design to tape-out. Additionally, the ABX Platform includes a comprehensive suite of tools and libraries, such as single and dual rail SRAM, PLL clock generators, and ultra-low power clock generation IPs. Designed for both consumer and automotive markets, Racyics' ABX Platform supports ISO26262 safety standards, making it ideal for applications that demand robust safety and performance credentials.
Enhance our memory handling capabilities with the logiMEM_arb, tailored for AMD Spartan 6 FPGAs. It supports extensive memory interfacing, featuring up to 16 IP ports and simultaneous IP memory accesses, ensuring smooth data flow and efficient memory management in complex systems.
The xcore-200 series is engineered for embedded system designers aiming to innovate with specific interfaces and capabilities. This platform offers a high level of customization, supported by fast processing, low-latency performance, and scalability across a range of multicore options. Available with up to 32 cores and featuring on-chip memory, it supports applications requiring USB, RGMII Gigabit Ethernet, and Flash memory options, ensuring it meets modern IoT demands with ease. With integrated features like secure boot and support for multiple interfaces, xcore-200 is an ideal choice for today's dynamic and growing market.
The D2200 High-Performance PCIe SSD stands as a testament to Swissbit's expertise in creating advanced storage solutions specifically for high-demand environments like data centers. This SSD leverages the speed of PCIe to provide incredible read and write capabilities, making it essential for operations that rely on quick, reliable data access. It's built to handle the diverse pressures of modern data-centric tasks, making it both a stable and speedy option for enterprises seeking to enhance their data infrastructure.
The IP Platform for Low-Power IoT by Low Power Futures is a pre-validated, customizable IP SoC platform specifically developed to meet the needs of smart, secure, and AI-enabled IoT devices. This platform integrates essential building blocks for IoT applications, focusing on optimizing power usage while maintaining high integration levels for scalability. \n\nComprising various modules such as Bluetooth and IEEE 802.15.4 standards, these platforms provide a robust blueprint for the development of next-generation IoT solutions. The LP1 series, ranging from LP1-100 to LP1-300, each offer tailored capabilities like BLE for seamless device communication, sensor fusion units for enhanced data processing, and neural network processors for AI applications. \n\nOffering support for both ARM and RISC V architectures, each platform is designed with versatility in mind, ensuring compatibility with a broad range of processors. These platforms are aimed at accelerating product development cycles, reducing time-to-market while ensuring thorough testing with FPGA validation and UVM environments. Their ability to be configured for different applications exemplifies their utility across diverse IoT sectors focused on low-power consumption.
The Arora V FPGA series represents the latest in GOWIN's line of programmable logic devices, featuring cutting-edge architecture and high performance for modern applications. Built on advanced 22nm SRAM technology, it supports AI operations with a powerful DSP engine, and includes high-speed LVDS interfaces crucial for demanding computational tasks. This series integrates 270Mbps to 12.5Gbps high-speed SerDes interfaces along with a PCIe 2.1 core, which supports various configurations. The flagship device, GW5AT-138FC676, comes equipped with 138K LUT logic resources and substantial memory blocks, which include 6.4MB of block RAM and 1.1MB of SRAM. Its DSP blocks facilitate advanced data processing while an integrated ADC enhances its application range. This device is part of a family that also offers options with varying LUT sizes for diverse functional requirements. The Arora V family is comprehensively supported by GOWIN's EDA suite, allowing efficient programming across multiple hardware development tasks including synthesis, placement, routing, power analysis, and real-time logic analysis. This support ensures smooth device deployment in applications ranging from consumer electronics to complex industrial systems.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!