All IPs > Graphic & Peripheral > Receiver/Transmitter
The Receiver/Transmitter semiconductor IP category is a vital component of the Graphics & Peripheral domain, offering crucial connectivity solutions for a wide range of electronic devices. These IPs are designed to support seamless communication between various hardware elements, ensuring efficient data transfer and processing. As the demand for high-speed data exchange continues to rise, the importance of robust Receiver and Transmitter circuits becomes increasingly evident, making this category indispensable for modern electronics.
Semiconductor IPs in this category are engineered to handle diverse applications, such as integrating peripheral devices like monitors, keyboards, and mice with main computing units. These IPs enable the transmission and reception of data signals through various communication protocols, such as HDMI, USB, and Ethernet, among others. Moreover, they facilitate the translation of these signals into formats that different devices can interpret and utilize effectively, thus enhancing device interoperability and performance.
Products in the Receiver/Transmitter category are crafted to meet the stringent demands of modern graphics and peripheral interfaces. They include transceivers and integrated circuits that are capable of managing high-definition audio and video signals, ensuring that media-rich content is delivered with the highest fidelity and efficiency. Furthermore, these semiconductor IPs are critical in reducing latency and improving data throughput, which are essential for applications such as gaming, streaming, and interactive media.
By leveraging the latest advancements in semiconductor technology, the Receiver/Transmitter IPs help manufacturers create devices that offer exceptional connectivity while maintaining power efficiency. This makes them ideal for developing the next generation of smart gadgets, consumer electronics, and computing peripherals, ensuring that they remain competitive in a rapidly evolving technological landscape. As such, these IPs play a pivotal role in shaping the future of connected devices, offering both enhanced performance and greater flexibility in design.
The AI Camera Module by Altek Corporation exemplifies cutting-edge image capture technology, integrating both hardware and software to deliver high-quality, intelligent imaging solutions. This module is built on robust AI frameworks allowing it to adapt and optimize image processing based on specific application needs. It finds use in areas where high-resolution and real-time processing are essential, such as security systems and automotive industries.<br/><br/>Equipped with versatile imaging sensors, the AI Camera Module ensures excellent picture quality even in challenging lighting conditions, thanks to its AI-driven image enhancement algorithms. It supports edge computing, which reduces latency and enhances the speed of image analysis, thus providing timely insights and data processing right on the device itself.<br/><br/>This camera module stands out for its interoperability with IoT devices, paving the way for a more interconnected and intelligent ecosystem. Its advanced features such as facial detection, motion tracking, and object recognition empower users across various domains, from consumer electronics to industrial solutions, making it an indispensable tool for modern digital infrastructures.
The Aries fgOTN processor family is engineered according to the ITU-T G.709.20 fgOTN standard. This line of processors handles a variety of signals, including E1/T1, FE/GE, and STM1/STM4, effectively monitoring and managing alarms and performance metrics. Aries processors excel at fine-grain traffic aggregation, efficiently channeling fgODUflex traffic across OTN lines to support Ethernet, SDH, PDH client services. Their capacity to map signals to fgODUflex containers, which are then multiplexed into higher order OTN signals, demonstrates their versatility and efficiency. By allowing cascaded configurations with other Aries devices or Apodis processors, Aries products optimize traffic routes through OTN infrastructures, positioning them as essential components in optical networking and next-generation access scenarios.
The eSi-Connect suite introduces a fully integrated solution encompassing a wide variety of processor peripherals, each interfacing seamlessly through standard AMBA protocols like AXI, AHB, or APB, simplifying integration and development of SoC architectures. This suite features memory controllers for DDR, SPI Flash, and interfaces including USB, UART, and GPIO among others, bounded by real-time and control functionalities such as timers and watchdogs. Each peripheral component is highly configurable to adjust features like FIFO sizes for UART, I2C clock rates, SPI operating modes, providing modular flexibility to target specific application needs. Low-level driver software accompanies each peripheral for real-time deployments, enhancing the module's utility for prompt SoC integration and application fulfillment. This attribute ensures enhanced interoperability within diverse design environments fulfilling both immediate and long-term product objectives through architectural simplicity and reliable performance-level adaptability.
The KL520 was Kneron's first foray into AI SoCs, characterized by its small size and energy efficiency. This chip integrates a dual ARM Cortex M4 CPU architecture, which can function both as a host processor and as a supportive AI co-processor for diverse edge devices. Ideal for smart devices such as door locks and cameras, it is compatible with various 3D sensor technologies, offering a balance of compact design and high performance. As a result, this SoC has been adopted by multiple products in the smart home and security sectors.
The Mixed-Signal CODEC offered by Archband Labs integrates advanced analog and digital audio processing to deliver superior sound quality. Designed for a variety of applications such as portable audio devices, automotive systems, and entertainment systems, this CODEC provides efficiency and high performance. With cutting-edge technologies, it handles complex signal conversions with minimal power consumption. This CODEC supports numerous interface standards, making it a versatile component in numerous audio architectures. It's engineered to offer precise sound reproduction and maintains audio fidelity across all use cases. The integrated components within the CODEC streamline design processes and reduce the complexity of audio system implementations. Furthermore, the Mixed-Signal CODEC incorporates features that support high-resolution audio, ensuring compatibility with high-definition sound systems. It's an ideal choice for engineers looking for a reliable and comprehensive audio processing solution.
The PDM-to-PCM Converter from Archband Labs leads in transforming pulse density modulation signals into pulse code modulation signals. This converter is essential in applications where high fidelity of audio signal processing is vital, including digital audio systems and communication devices. Archband’s solution ensures accurate conversion, preserving the integrity and clarity of the original audio. This converter is crafted to seamlessly integrate with a wide array of systems, offering flexibility and ease-of-use in various configurations. Its robust design supports a wide range of input frequencies, making it adaptable to different signal environments. The PDM-to-PCM Converter also excels in minimizing latency and reducing overhead processing times. It’s engineered for environments where precision and sound quality are paramount, ensuring that audio signals remain crisp and undistorted during conversion processes.
Silicon Creations crafts highly reliable LVDS interfaces designed to meet diverse application needs, going from bi-directional I/Os to specialized uni-directional configurations. Spanning process compatibilities from 90nm CMOS to advanced 7nm FinFET, these interfaces are a cornerstone for high-speed data communication systems, thriving particularly in video data transmission and chip-to-chip communications. Supporting robust data rates over multiple channels, the LVDS Interfaces guarantee flexible programmability and protocol compatibility with standards such as FPD-Link and Camera-Link. They capitalize on proven PLL and CDR architectures for superior signal integrity and error-free data transfers. Operating efficiently in various technology nodes, they remain highly effective across collaborative chipset environments. The interfaces are fortified with adaptable features like dynamic phase alignment to stabilize data sequences and on-die termination options for superior signal integrity. Their proven record places them as a critical enabler in applications where consistent high-speed data transfer is paramount, demonstrating Silicon Creations’ prowess in delivering industry-leading communication solutions.
The Apodis family of Optical Transport Network processors adheres to ITU-T standards, offering a comprehensive suite for signal termination, processing, and multiplexing. Designed to handle both SONET/SDH and Ethernet client services, these processors map signals to Optical Transport Network (OTN), empowering versatile any-port, any-service configurations. Apodis processors are notable for their capacity to support up to 16 client ports and four 10G OTN line ports, delivering bandwidth scalability up to 40G, crucial for wireless backhaul and fronthaul deployments. With a robust, non-blocking OTN switching fabric, Apodis facilitates seamless client-to-line and line-to-line connections while optimally managing network bandwidth. This adaptability makes the Apodis processors an ideal choice for next-generation access networks and optical infrastructures.
xcore.ai is a powerful platform tailored for the intelligent IoT market, offering unmatched flexibility and performance. It boasts a unique multi-threaded micro-architecture that provides low-latency and deterministic performance, perfect for smart applications. Each xcore.ai contains 16 logical cores distributed across two multi-threaded processor tiles, each equipped with 512kB of SRAM and capable of both integer and floating-point operations. The integrated interprocessor communication allows high-speed data exchange, ensuring ultimate scalability across multiple xcore.ai SoCs within a unified development environment.
The Ultra-Low Latency 10G Ethernet MAC from Chevin Technology is tailored for environments where speed and minimal delay are critical. Designed with a focus on reducing latency, this IP core enables high-frequency traders and ultra-fast data acquisition systems to operate with unparalleled efficiency. By using advanced algorithms and streamlined architecture, it achieves extremely low latencies, contributing to faster processing and decision-making. This Ethernet MAC supports full 10 Gbps bandwidth and operates efficiently across a varied range of data-intensive applications. It remains highly customizable, allowing integration with a variety of protocols and applications, thus catering to specific project needs without compromising on speed or performance. As a result, this MAC is particularly suited to sectors where time is of the essence, such as financial services, automated trading systems, and real-time data streaming. Chevin Technology also provides extensive support and documentation to ensure that users can achieve the best possible results from this advanced IP.
The C100 is designed to enhance IoT connectivity and performance with its highly integrated architecture. Built around a robust 32-bit RISC-V CPU running up to 1.5GHz, this chip offers powerful processing capabilities ideal for IoT applications. Its architecture includes embedded RAM and ROM memory, facilitating efficient data handling and computations. A prime feature of the C100 is its integration of Wi-Fi components and various transmission interfaces, enhancing its utility in diverse IoT environments. The inclusion of an ADC, LDO, and a temperature sensor supports myriad applications, ensuring devices can operate in a wide range of conditions and applications. The chip's low power consumption is a critical factor in this design, enabling longer operation duration in connected devices and reducing maintenance frequency due to less charging or battery replacement needs. This makes the C100 chip suitable for secure smart home systems, interactive toys, and healthcare devices.
The Flexibilis Ethernet Switch (FES) is a versatile Ethernet Layer-2 switch IP designed to deliver high-speed, reliable packet forwarding across a network. With triple-speed ranging from 10 Mbps to 1 Gbps, FES supports full-duplex Ethernet interfaces, enhancing data transfer efficiency and network performance. Its design emphasizes seamless integration within programmable hardware environments, complying with IEEE1588v2 standards for time synchronization. FES is engineered for scalability, offering configurations that range from 3-port to 12-port setups, thereby providing flexibility in supporting various network sizes and applications. It includes support for a variety of interface types, such as MII, GMII, and others, enhancing its compatibility with diverse network setups. As part of its robust feature set, FES incorporates packet filtering and Virtual LAN (VLAN) tagging for optimized traffic management. This switch IP core is adept at handling the demands of high-availability networks, with advanced memory management features that prevent resource bottlenecks. By minimizing latency and maximizing throughput, FES is ideal for applications that require reliable communication such as industrial automation and telecommunication networks, reinforcing Flexibilis' reputation for delivering resilient and high-performing network solutions.
The 10G Ethernet MAC and PCS from Chevin Technology is a powerful and flexible core designed for efficient data transfer in high-end FPGAs. Engineered to handle up to 10 Gbps, this IP core is ideal for applications requiring fast and reliable connectivity, such as data centers and telecommunications. Its architecture is compact, ensuring minimal resource usage on the FPGA, thus providing room for additional custom designs. This MAC and PCS combination supports a broad range of features, including full duplex operation and a variety of Ethernet frames, making it suitable for integration into complex network systems. By offering both MAC and PCS layers, it provides a comprehensive solution that simplifies the integration process while ensuring robust performance. Additionally, Chevin Technology’s Ethernet cores are built to maximize throughput and maintain low latency, delivering a consistently high performance across different environments. The cores are versatile, adaptable to different FPGA platforms from major vendors, ensuring seamless integration into any project.
Certus Semiconductor's Digital I/O solutions are engineered to meet various GPIO/ODIO standards. These versatile libraries offer support for standards such as I2C, I3C, SPI, JEDEC CMOS, and more. Designed to withstand extreme conditions, these I/Os incorporate features like ultra-low power consumption, multiple drive strengths, and high levels of ESD protection. These attributes make them suitable for applications requiring resilient performance under harsh conditions. Certus Semiconductor’s offerings also include a variety of advanced features like RGMII-compliant IO cells, offering flexibility for different project needs.
Functioning as a comprehensive cross-correlator, the XCM_64X64 facilitates efficient and precise signal processing required in synthetic radar receivers and advanced spectrometers. Designed on IBM's 45nm SOI CMOS technology, it supports ultra-low power operation at about 1.5W for the entire array, with a sampling performance of 1GSps across a bandwidth of 10MHz to 500MHz. The ASIC is engineered to manage high-throughput data channels, a vital component for high-energy physics and space observation instruments.
The RegSpec tool from Dyumnin Semiconductors is a sophisticated code generation solution designed to create comprehensive CCSR codes from various input formats including SystemRDL, IP-XACT, CSV, Excel, XML, and JSON. This tool not only outputs Verilog RTL, System Verilog UVM code, and SystemC header files but also generates documentation in multiple formats such as HTML, PDF, and Word. Unlike traditional CSR code generators, RegSpec covers intricate scenarios involving synchronization across multiple clock domains, hardware handshakes, and interrupt setups, which typically require manual coding. It aids designers by offering full support for complex CCSR features, potentially reducing the design cycle time and improving accuracy. For verification purposes, RegSpec generates UVM-compatible code, enabling seamless integration into your verification environment. It also supports RALF file format generation, which aligns with VMM methodologies, thus broadening its applicability across various verification frameworks. In terms of system design, the tool extends its capabilities by generating standard C/C++ headers essential for firmware access and creating SystemC models for comprehensive system simulations. Furthermore, RegSpec ensures compatibility and interoperability with existing industry tools through import and export functionalities in SystemRDL and IP-XACT formats. The tool's versatility is highlighted by its ability to handle custom data formats, offering robust flexibility for designers working in unique environments. Overall, RegSpec is an indispensable asset for those looking to streamline their register design processes with enhanced automation and reduced manual effort.
ISPido represents a fully configurable RTL Image Signal Processing Pipeline, adhering to the AMBA AXI4 standards and tailored through the AXI4-LITE protocol for seamless integration with systems such as RISC-V. This advanced pipeline supports a variety of image processing functions like defective pixel correction, color filter interpolation using the Malvar-Cutler algorithm, and auto-white balance, among others. Designed to handle resolutions up to 7680x7680, ISPido provides compatibility for both 4K and 8K video systems, with support for 8, 10, or 12-bit depth inputs. Each module within this pipeline can be fine-tuned to fit specific requirements, making it a versatile choice for adapting to various imaging needs. The architecture's compatibility with flexible standards ensures robust performance and adaptability in diverse applications, from consumer electronics to professional-grade imaging solutions. Through its compact design, ISPido optimizes area and energy efficiency, providing high-quality image processing while keeping hardware demands low. This makes it suitable for battery-operated devices where power efficiency is crucial, without sacrificing the processing power needed for high-resolution outputs.
The XCM_64X64_A is a powerful array designed for cross-correlation operations, integrating 128 ADCs each capable of 1GSps. Targeted at high-precision synthetic radar and radiometer systems, this ASIC delivers ultra-low power consumption around 0.5W, ensuring efficient performance over a wide bandwidth range from 10MHz to 500MHz. Built on IBM's 45nm SOI CMOS technology, it forms a critical component in systems requiring rapid data sampling and intricate signal processing, all executed with high accuracy, making it ideal for airborne and space-based applications.
DolphinWare IPs is a versatile portfolio of intellectual property solutions that enable efficient SoC design. This collection includes various control logic components such as FIFO, arbiter, and arithmetic components like math operators and converters. In addition, the logic components span counters, registers, and multiplexers, providing essential functionalities for diverse industrial applications. The IPs in this lineup are meticulously designed to ensure data integrity, supported by robust verification IPs for AXI4, APB, SD4.0, and more. This comprehensive suite meets the stringent demands of modern electronic designs, facilitating seamless integration into existing design paradigms. Beyond their broad functionality, DolphinWare’s offerings are fundamental to applications requiring specific control logic and data integrity solutions, making them indispensable for enterprises looking to modernize or expand their product offerings while ensuring compliance with industry standards.
ArrayNav is a groundbreaking GNSS solution utilizing patented adaptive antenna technology, crafted to provide automotive Advanced Driver-Assistance Systems (ADAS) with unprecedented precision and capacity. By employing multiple antennas, ArrayNav substantially enhances sensitivity and coverage through increased antenna gain, mitigates multipath fading with antenna diversity, and offers superior interference and jamming rejection capabilities. This advancement leads to greater accuracy in open environments and markedly better functionality within urban settings, often challenging due to signal interference. It is designed to serve both standalone and cloud-dependent use cases, thereby granting broad application flexibility.
The Orion MFH IP Cores are designed for optimal performance in 4G mobile fronthaul networks, compliant with the ITU-T specifications for CPRI signal multiplexing. They adeptly handle various CPRI options, ranging from 2.4576 Gbps to 12.16512 Gbps, ensuring high compatibility and performance. Featuring both muxponder and transponder configurations, Orion cores facilitate the efficient mapping and transport of CPRI signals via Optical Transport Network infrastructures, ideal for modern telecommunications frameworks. Their advanced capabilities enable telecommunications providers to enhance their network reliability and service delivery, adapting seamlessly to different fronthaul scenarios.
ISPido on VIP Board is a customized runtime solution tailored for Lattice Semiconductors’ Video Interface Platform (VIP) board. This setup enables real-time image processing and provides flexibility for both automated configuration and manual control through a menu interface. Users can adjust settings via histogram readings, select gamma tables, and apply convolutional filters to achieve optimal image quality. Equipped with key components like the CrossLink VIP input bridge board and ECP5 VIP Processor with ECP5-85 FPGA, this solution supports dual image sensors to produce a 1920x1080p HDMI output. The platform enables dynamic runtime calibration, providing users with interface options for active parameter adjustments, ensuring that image settings are fine-tuned for various applications. This system is particularly advantageous for developers and engineers looking to integrate sophisticated image processing capabilities into their devices. Its runtime flexibility and comprehensive set of features make it a valuable tool for prototyping and deploying scalable imaging solutions.
Dyumnin Semiconductors' RISCV SoC is a robust solution built around a 64-bit quad-core server-class RISC-V CPU, designed to meet advanced computing demands. This chip is modular, allowing for the inclusion of various subsystems tailored to specific applications. It integrates a sophisticated AI/ML subsystem that features an AI accelerator tightly coupled with a TensorFlow unit, streamlining AI operations and enhancing their efficiency. The SoC supports a multimedia subsystem equipped with IP for HDMI, Display Port, and MIPI, as well as camera and graphic accelerators for comprehensive multimedia processing capabilities. Additionally, the memory subsystem includes interfaces for DDR, MMC, ONFI, NorFlash, and SD/SDIO, ensuring compatibility with a wide range of memory technologies available in the market. This versatility makes it a suitable choice for devices requiring robust data storage and retrieval capabilities. To address automotive and communication needs, the chip's automotive subsystem provides connectivity through CAN, CAN-FD, and SafeSPI IPs, while the communication subsystem supports popular protocols like PCIe, Ethernet, USB, SPI, I2C, and UART. The configurable nature of this SoC allows for the adaptation of its capabilities to meet specific end-user requirements, making it a highly flexible tool for diverse applications.
The RWM6050 Baseband Modem is a cutting-edge component designed for high-efficiency wireless communications, ideally suited for dense data transmission environments. This modem acts as a fundamental building block within Blu Wireless's product portfolio, enabling seamless integration into various network architectures. Focusing on addressing the needs of complex wireless systems, the RWM6050 optimizes data flow and enhances connectivity capabilities within mmWave deployments. Technical proficiency is at the core of RWM6050's design, targeting high-speed data processing and signal integrity. It supports multiple communication standards, ensuring compatibility and flexibility in diverse operational settings. The modem's architecture is crafted to manage substantial data payloads effectively, fostering reliable, high-bandwidth communication across different sectors, including telecommunications and IoT applications. The RWM6050 is engineered to simplify the setup of communication networks and improve performance in crowded signal environments. Its robust design not only accommodates the challenges posed by demanding applications but also anticipates future advancements within wireless communication technologies. The modem provides a scalable yet efficient solution that meets the industry's evolving requirements.
The DisplayPort 1.4 provides a comprehensive solution for DisplayPort needs by offering both source (DPTX) and sink (DPRX) configurations. It supports various link rates from 1.62 Gbps to 8.1 Gbps, including embedded DisplayPort (eDP) rates. This versatility makes it ideal for a wide range of applications, including those requiring either Single Stream Transport (SST) or Multi Stream Transport (MST). With support for dual and quad pixels per clock, as well as 8 & 10-bit video in RGB and YUV 4:4:4 color spaces, the DisplayPort 1.4 is well-equipped to handle high-resolution video tasks. The robust features of DisplayPort 1.4 include a Secondary Data Packet Interface designed for audio and metadata transport, ensuring comprehensive support for multimedia applications. Parretto also enhances the IP with a Video Toolbox containing a timing generator, test pattern generator, and video clock recovery functions. These components facilitate seamless integration and operational efficiency within a wide array of systems. This product supports numerous FPGA devices, such as AMD UltraScale+, Intel Cyclone 10 GX, and Lattice CertusPro-NX, giving users flexibility in their choice of hardware. The availability of source code on GitHub allows users to tailor the IP specifically to their design requirements, broadening the scope of customization and ensuring a perfect fit in various applications.
ParkerVision's Direct-to-Data (D2D) Technology marks a transformative development in RF communication, significantly enhancing the performance of modern smartphones and wireless devices. This innovative technology replaces the century-old super-heterodyne downconverter with a new RF downconverter that operates efficiently within CMOS architectures. D2D allows RF receivers to connect more seamlessly across global bands while processing high data rates essential for today's media and communication needs. D2D RF receivers built on ParkerVision technology minimize power usage while delivering fast data speeds, substantially contributing to the functionality and efficiency of modern smartphones. These receivers are capable of handling a wide spectrum of data rates from streaming video to large data transfers, thanks to their high-performance design capable of managing a range of signal strengths from various distances with cellular towers. This patented technology plays a crucial role in the smartphone revolution, with its incorporation leading to smarter, faster devices. These developments are enabled by a precise downconversion mechanism that transforms high-frequency RF signals into data-efficient formats. The D2D technology reduces the traditional noise and signal loss, making it a cornerstone in the advancement of mobile and IoT device communication strategies.
The Universal Drive Controller is an advanced motion control solution tailored for DC, brushless, and stepper motors. Encompassing position control and a sophisticated trajectory planner, this IP core eliminates the necessity for additional drive control chips, optimizing PCB space and system bill of materials. By choosing this Enclustra IP core, developers benefit from significantly reduced time-to-market and decreased system costs. Engineered for low total solution cost, the Universal Drive Controller supports a range of motors and encoders with field-oriented control for BLDC motors. It boasts autonomous error handling and provides excellent reusability due to its configurable structure. This IP core is capable of handling up to eight drives per controller, featuring up to four PID controllers per drive, enhancing precision and efficiency in motion control applications. Integration with existing systems is streamlined due to its industry-standard AXI-4 interface, and the IP core is fully compatible with leading development environments such as Quartus and Vivado. Designed to foster easy customization and integration, it significantly lowers CPU load thanks to its autonomous control loops and offers substantial parallel processing power without compromising on precision.
As part of the advanced communication toolkit, the DSER12G addresses the need for robust data/clock recovery and deserialization at rates between 8.5Gb/s to 11.3Gb/s. Prominent in 10GbE, OC-192, and equivalent setups, it boasts ultra-low power design principles grounded in IBM's 65nm technology. Supporting high noise immunity and compact integration, it is a cornerstone in systems requiring efficient data management and communications interfaces across various digital infrastructures.
The Advanced Flexibilis Ethernet Controller (AFEC) is a high-performance Ethernet controller IP core suitable for integration with programmable hardware and ASICs. Offering triple-speed support for 10/100/1000 Mbps Ethernet, the AFEC is designed to function as a comprehensive Ethernet Network Interface Controller alongside Ethernet Physical layer devices. Significant in reducing CPU load, the AFEC features bus master DMA transfer for both RX and TX data, while accommodating data in various fragments in memory, thanks to its RX and TX scatter-gather capability. These features enable high data throughput and efficient CPU resource management. The AFEC also supports IEEE 1588 Precision Time Protocol, providing essential time synchronization and frame timestamping. Its capability extends to implementing delayed interrupts to minimize CPU load further. Designed for efficient resource usage, AFEC is an essential component for applications necessitating reliable network interface functionality and precise timekeeping, such as industrial automation and telecommunication systems.
The Dukosi Cell Monitoring System (DKCMS™) represents a breakthrough in battery technology, providing enhanced performance, safety, and sustainability for high-capacity battery packs. This system features the Dukosi DK8102 Cell Monitor, capable of measuring precise voltage and temperature for each cell, and uses the groundbreaking C-SynQ® communication protocol. By employing near field RF communication, it synchronously channels data to the DK8202 System Hub, offering a robust and power-efficient solution for complex battery environments. The DKCMS architecture elevates battery monitoring to a new level with its robust contactless communication, enabled through a single bus antenna. This reduces the complexity of traditional wired setups, offering up to twice the reliability and using ten times fewer components. Its configuration ensures simultaneous synchronization of all cell data, crucial for making optimal decisions in safety-critical scenarios. Offering scalability for addressing up to 216 cells, it allows for modular design adjustments, allowing developers to adapt swiftly to market changes. Designed for high-performance environments, this architecture provides significant cost benefits and accelerates time-to-market for battery manufacturers. The system significantly simplifies design processes by allowing cells to be added or removed individually without necessitating an entire pack redesign. The DKCMS can be seamlessly adapted to various market terrains, from electric vehicles to stationary energy storage systems, providing assured robustness and enhanced uptime.
The MIPITM SVRPlus2500 provides an efficient solution for high-speed 4-lane video reception. It's compliant with CSI2 rev 2.0 and DPHY rev 1.2 standards, designed to facilitate easy timing closure with a low clock rating. This receiver supports PRBS, boasts calibration capabilities, and offers a versatile output of 4/8/16 pixels per clock. It features 16 virtual channels and 1:16 input deserializers per lane, handling data rates up to 10Gbps, making it ideal for complex video processing tasks.
The FaintStar sensor is designed to excel in detecting low-light astronomical phenomena. This advanced sensor combines large pixel architecture with high sensitivity to capture faint signals with exceptional clarity. It is engineered to provide stellar image quality despite challenging lighting conditions in space, thanks to its integrated noise-reduction technologies. With applications primarily in astronomy, the FaintStar sensor supports missions that require precise and reliable low-light imaging solutions to unlock mysteries of the cosmos.
The MIPITM CSI2MUX-A1F is an innovative video multiplexor designed to manage and aggregate multiple video streams effortlessly. It supports CSI2 rev 1.3 and DPHY rev 1.2 standards, handling inputs from up to four CSI2 cameras and producing a single aggregated video output. With data rates of 4 x 1.5Gbps, it is optimal for applications requiring efficient video stream management and consolidation.
The MIPITM V-NLM-01 is a specialized non-local mean image noise reduction product designed to enhance image quality through sophisticated noise reduction techniques. This hardware core features a parameterized search-window size and adjustable bits per pixel, ensuring a high degree of customization and efficiency. Supporting HDMI with resolutions up to 2048×1080 at 30 to 60 fps, it is ideally suited for applications requiring image enhancement and processing.
Designed for high-capacity data transfer over fiber optic networks, the SER12G facilitates 32:1 serialization for robust telecommunications. Capable of sustaining data rates from 8.5Gb/s to 11.3Gb/s, this module is essential for SONET/SDH and 10GbE operations, embracing IBM's 65nm CMOS technology. The design boasts low power requirements and integrates CMU and frac N PLL, making it suitable for both line and host side transmission, effectively enhancing data throughput and signal integrity.
Analog Bits provides a range of I/O solutions that are designed to meet the needs of high-speed, low-power applications. Featuring differential clocking/signaling and crystal oscillator IPs, these solutions are optimized for minimal transistor use and maximum signal integrity. Proven on silicon processes of 5nm with development underway for 3nm, they offer one of the lowest power I/O portfolios customizable to specific die-to-die connectivity requirements. Developed with expertise, these IPs are readily deployable at leading fabs, playing critical roles in applications that demand high signal quality and low power consumption.
With an emphasis on performance, the MIPITM SVTPlus2500 is a robust 4-lane video transmitter adhering to CSI2 rev 2.0 and DPHY rev 1.2 standards. It facilitates timing closure with its low clock rating and supports PRBS for precise data management. The transmitter can handle 8/16 pixel inputs per clock and offers programmable timing parameters. Equipped with 16 virtual channels, this IP is engineered for high-speed video transmission.
The second-generation MIPITM SVRPlus-8L-F is a high performance serial video receiver built for FPGAs. Complying with CSI2 revision 2.0 and DPHY revision 1.2 standards, it supports 8 lanes and 16 virtual channels, offering efficient communication with 12Gbps data throughput. This receiver comes with features like 4 pixel output per clock, calibration support, and communication error statistics, making it suitable for high-speed video transmission and processing applications.
Certus Semiconductor's Analog I/O offerings bring ultra-low capacitance and robust ESD protection to the forefront. These solutions are crafted to handle extreme voltage conditions while securing signal integrity by minimizing impedance mismatches. Key features include integrated ESD and power clamps, support for broad RF frequencies, and the ability to handle signal swings below ground. Ideal for high-speed RF applications, these Analog I/Os provide superior protection and performance, aligning with the most demanding circuit requirements.
Primex Wireless' Bluetooth Digital Clock in the Levo Series represents a modern approach to maintaining synchronized time. Utilizing Bluetooth Low Energy technology, these clocks form mesh networks that ensure precise timekeeping across various spaces. Ideal for dynamic environments such as educational institutions or medical centers, they provide flexibility with their ability to be placed virtually anywhere within Bluetooth range without the need for wiring. The Levo Series clocks are equipped with energy-efficient LED displays available in multiple color options, allowing organizations to choose what best suits their decor while ensuring readability. These clocks are particularly effective in settings that require easy viewing from a distance, such as large lecture halls or hospital corridors, blending functionality with modern aesthetics. Their simplicity in installation and configuration makes them a preferred choice for facilities upgrading their timekeeping systems. Featuring compatibility with the OneVue® software platform, these clocks are part of an intuitive system that allows for remote management via web interfaces, providing administrators the flexibility to update time displays or check device status from any location. This integration supports a cohesive time management strategy, vital for operations where timing ensures effective workflow and patient care.
The Camera ISP Core is designed to optimize image signal processing by integrating sophisticated algorithms that produce sharp, high-resolution images while requiring minimal logic. Compatible with RGB Bayer and monochrome image sensors, this core handles inputs from 8 to 14 bits and supports resolutions from 256x256 up to 8192x8192 pixels. Its multi-pixel processing capabilities per clock cycle allow it to achieve performance metrics like 4Kp60 and 4Kp120 on FPGA devices. It uses AXI4-Lite and AXI4-Stream interfaces to streamline defect correction, lens shading correction, and high-quality demosaicing processes. Advanced noise reduction features, both 2D and 3D, are incorporated to handle different lighting conditions effectively. The core also includes sophisticated color and gamma corrections, with HDR processing for combining multiple exposure images to improve dynamic range. Capabilities such as auto focus and saturation, contrast, and brightness control are further enhanced by automatic white balance and exposure adjustments based on RGB histograms and window analyses. Beyond its core features, the Camera ISP Core is available with several configurations including the HDR, Pro, and AI variations, supporting different performance requirements and FPGA platforms. The versatility of the core makes it suitable for a range of applications where high-quality real-time image processing is essential.
The Scorpion family of processors offers support for OSU containers as per the CCSA and IEEE standards, particularly the OSUflex standard. These processors accommodate various client-side signals, including E1/T1, FE/GE, and STM1/STM4, ensuring robust performance monitoring and optional Ethernet rate limitation. Scorpion processors can adeptly map these client signals to OSU or ODU containers, which are subsequently multiplexed to OTU-1 lines. Known for their flexibility and efficiency in handling diverse traffic types, Scorpion processors serve as foundational elements for advancements in access networks and optical service units, ensuring sustained performance in increasingly complex networking environments.
Sentire Radar represents a pioneering range of intelligent radar systems that can detect precise range and speed, enabling sophisticated spatial mapping through advanced signal processing. Used extensively in perimeter surveillance and autonomous vehicle navigation, Sentire Radar operates efficiently across various frequency bands, including 24 GHz and 77/79 GHz for traffic applications. The systems incorporate multi-channel antennas and high-frequency circuits, managed by onboard digital boards that process radar signals and data classification using AI methods. As a complete solution, Sentire Radar ensures robust signal interpretation and accurate real-time response across multiple environments.
Bridging complex data communication requirements, the SERDES12G offers comprehensive serialization/deserialization capabilities, supporting 32:1 and 1:32 operations at speeds of 8.5Gb/s to 11.3Gb/s. With robust low power features, its design leverages IBM's 65nm technology, vital for SONET/SDH and XFI protocols in modern telecommunication systems. By integrating CDR and CMU, it provides high performance and stability, ensuring seamless data handling across a wide array of applications.
aiSim 5 is a premier simulation tool tailored for ADAS (Advanced Driver Assistance Systems) and automated driving validations. As the world's first ISO26262 ASIL-D certified simulator, aiSim 5 employs state-of-the-art AI-based digital twin technology. This enhances its capability to simulate complex driving scenarios with high precision, making it an ideal environment for testing AD systems. The simulator boasts a proprietary rendering engine that provides a deterministic and high-fidelity virtual reality where sensor simulations can cover diverse climatic and operational conditions, such as snow, rain, and fog, ensuring results are reproducible and reliable.\n\naiSim 5's architecture is designed for flexibility, allowing seamless integration with existing development toolchains, and thus minimizing the need for expensive real-world testing. It features a comprehensive 3D asset library that includes detailed environments, vehicles, and scenarios, which can be customized to generate synthetic data for testing. The solution supports multi-sensor simulations, providing a rich testing ground for developers looking to refine and validate their software stacks.\n\nThanks to its modular C++ and Python APIs, aiSim 5 can be easily deployed within any System under Test (SuT) and CI/CD pipeline, enhancing its adaptability across various automotive applications. Additionally, its open SDK facilitates developer customizations, ensuring aiSim 5 remains adaptable and user-friendly. With built-in scenario randomization, users can efficiently simulate a wide array of driving conditions, making aiSim 5 a powerful tool for ensuring automotive system safety and accuracy.
The INAP590T is tailored for APIX3 technology, augmenting vehicular infotainment with high-speed data communication capabilities. Possessing robust support for HDMI video interfaces and diverse audio channels, this transmitter deftly manages bandwidth needs of contemporary cockpit systems, broadcasting data over shielded twisted-pair cables ensuring stability and efficiency. Addressing the requirements of modern automotive multimedia applications, the INAP590T underpins duplex communication channels while supporting industry-standard Ethernet connectivity. This synergy caters to advanced cockpit systems where multiple UHD screens coexist, demanding unhindered signal accuracy amid stringent automotive environments. With its scalable bandwidth support, this transmitter aligns with next-generation vehicle setups, maintaining backward compatibility with prior APIX2 platforms. Connections via HDMI, supplemented by sophisticated on-chip diagnostics, reinforce its application in robust vehicular communications, positioning it as a premier choice for facilitating dynamic in-car audio-visual experiences.
The CAN 2.0/CAN FD Controller offered by Synective Labs is a comprehensive CAN controller suitable for integration into both FPGAs and ASICs. This controller is fully compliant with the ISO 11898-1:2015 standard, supporting both traditional CAN and the more advanced CAN FD protocols. The CAN FD protocol enhances the original CAN capabilities by transmitting payloads at increased bitrates up to 10 Mbit/s and accommodating longer payloads of up to 64 bytes compared to the standard 8 bytes. This controller integrates seamlessly with a variety of FPGA devices from leading manufacturers such as Xilinx, Altera, Lattice, and Microsemi. It supports native bus interfaces including AXI, Avalon, and APB, making it versatile and highly compatible with various processing environments. For those deploying System on Chip (SOC) type FPGAs, the controller offers robust processor integration options, making it an ideal choice for complex applications. A standout feature of this IP is its focus on diagnostics and CAN bus debugging, which makes it particularly beneficial for applications like data loggers. These diagnostic features can be selectively disabled during the build process to reduce the controller's footprint for more traditional uses. With its low-latency DMA, interrupt rate adaptation, and configurable hardware buffer size, this CAN controller is engineered for high efficiency and flexibility across different applications.
GateMate FPGA is a highly versatile and cost-effective Field-Programmable Gate Array designed to cater to a wide array of applications, from telecommunications to industrial purposes. Utilized in applications where flexibility and adaptability are critical, the GateMate FPGA shines with its reprogrammable architecture. Engineers appreciate the ability to tailor the device post-manufacturing to suit specific needs, providing an edge in scenarios demanding rapid technological adaptability. The GateMate FPGAs are noted for their power efficiency and broad multi-node portfolio, accommodating both low- and mid-range applications. This FPGA stands out for its impressive balance of price, performance, and reliability. Manufactured using the GlobalFoundries 28nm node process, it ensures durability and a consistent supply chain. Industries leveraging the GateMate FPGAs benefit from its robust performance in areas such as signal processing, data transmission, and complex algorithm acceleration. It plays a crucial role in enabling real-time data flows and tasks that demand parallel processing, especially evident in sectors like automotive and aerospace where the ability to evolve rapidly with industry needs is indispensable.
Designed to form part of an advanced digital serial link, the INAP375R receiver is built to complement the INAP375T transmitter for display and camera applications in automotive environments. Operating at a bandwidth of up to 3 Gbps, the device ensures data preservation over shielded twisted pair (STP) cables. The receiver supports dual independent video outputs, featuring interfaces like parallel RGB and LVDS for versatile display configurations. Its robustness in handling different video formats makes it adaptable for complex automotive entertainment and information systems. Incorporated AShell protocol functionality provides error correction and data re-transmission, enhancing the reliability of video data streams. For comprehensive system integration, the INAP375R also includes a Media Independent Interface (MII) offering direct connectivity to Ethernet networks, which simplifies network setups and expands system capabilities. Its audio path allows precise synchronization of multiple stereo channels, catering to high-end entertainment applications seen in rear-seat setups. The receiver is also highly compatible with diverse automotive display standards, supporting rich and vibrant visual outputs.
Silicon Creations' Bi-Directional LVDS Interfaces are engineered to offer high-speed data transmission with exceptional signal integrity. These interfaces are designed to complement FPGA-to-ASIC conversions and include broad compatibility with industry standards like FPD-Link and Camera-Link. Operating efficiently over processes from 90nm to 12nm, the LVDS interfaces achieve data rates exceeding 3Gbps using advanced phase alignment techniques. A standout feature of this IP is its capability to handle independent LVCMOS input and output functions while maintaining high compatibility with TIA/EIA644A standards. The bi-directional nature allows for seamless data flow in chip-to-chip communications, essential for modern integrated circuits requiring high data throughput. The design is further refined with trimmable on-die termination, enhancing signal integrity during operations. The LVDS interfaces are versatile and highly programmable, meeting bespoke application needs with ease. The interfaces ensure robust error rate performance across varying phase selections, making them ideal for video data applications, controllers, and other high-speed data interfaces where reliability and performance are paramount.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!