All IPs > Graphic & Peripheral > Receiver/Transmitter
The Receiver/Transmitter semiconductor IP category is a vital component of the Graphics & Peripheral domain, offering crucial connectivity solutions for a wide range of electronic devices. These IPs are designed to support seamless communication between various hardware elements, ensuring efficient data transfer and processing. As the demand for high-speed data exchange continues to rise, the importance of robust Receiver and Transmitter circuits becomes increasingly evident, making this category indispensable for modern electronics.
Semiconductor IPs in this category are engineered to handle diverse applications, such as integrating peripheral devices like monitors, keyboards, and mice with main computing units. These IPs enable the transmission and reception of data signals through various communication protocols, such as HDMI, USB, and Ethernet, among others. Moreover, they facilitate the translation of these signals into formats that different devices can interpret and utilize effectively, thus enhancing device interoperability and performance.
Products in the Receiver/Transmitter category are crafted to meet the stringent demands of modern graphics and peripheral interfaces. They include transceivers and integrated circuits that are capable of managing high-definition audio and video signals, ensuring that media-rich content is delivered with the highest fidelity and efficiency. Furthermore, these semiconductor IPs are critical in reducing latency and improving data throughput, which are essential for applications such as gaming, streaming, and interactive media.
By leveraging the latest advancements in semiconductor technology, the Receiver/Transmitter IPs help manufacturers create devices that offer exceptional connectivity while maintaining power efficiency. This makes them ideal for developing the next generation of smart gadgets, consumer electronics, and computing peripherals, ensuring that they remain competitive in a rapidly evolving technological landscape. As such, these IPs play a pivotal role in shaping the future of connected devices, offering both enhanced performance and greater flexibility in design.
The LVDS IP from Sunplus is optimized for high-speed differential signaling, perfect for video, graphics, and other data-intensive applications. It offers robust performance with low electromagnetic interference, providing a reliable data communication channel. This IP is tailored for integration into systems that require efficient long-distance data transfer with minimal signal degradation.
Altek's AI Camera Module integrates sophisticated imaging technology with artificial intelligence, providing a powerful solution for high-definition visual capture and AI-based image processing. This module is tailored for applications where high precision and advanced analytic capabilities are required, such as in security systems and automotive technology. The module is equipped with a broad range of functionalities, including facial recognition, motion detection, and edge computing. It harnesses AI to process images in real-time, delivering insights and analytics that support decision-making processes in various environments. By combining AI with its imaging sensors, Altek enables next-generation visual applications that require minimal human intervention. Altek's AI Camera Module stands out for its high-degree of integration with IoT networks, allowing for seamless connectivity across devices. Its adaptability to different environments and conditions makes it a highly versatile tool. The module's design ensures durability and reliability, maintaining performance even under challenging conditions, thereby ensuring consistent and accurate image capture and processing.
The Aries fgOTN processor family is engineered according to the ITU-T G.709.20 fgOTN standard. This line of processors handles a variety of signals, including E1/T1, FE/GE, and STM1/STM4, effectively monitoring and managing alarms and performance metrics. Aries processors excel at fine-grain traffic aggregation, efficiently channeling fgODUflex traffic across OTN lines to support Ethernet, SDH, PDH client services. Their capacity to map signals to fgODUflex containers, which are then multiplexed into higher order OTN signals, demonstrates their versatility and efficiency. By allowing cascaded configurations with other Aries devices or Apodis processors, Aries products optimize traffic routes through OTN infrastructures, positioning them as essential components in optical networking and next-generation access scenarios.
xcore.ai is a versatile and powerful processing platform designed for AIoT applications, delivering a balance of high performance and low power consumption. Crafted to bring AI processing capabilities to the edge, it integrates embedded AI, DSP, and advanced I/O functionalities, enabling quick and effective solutions for a variety of use cases. What sets xcore.ai apart is its cycle-accurate programmability and low-latency control, which improve the responsiveness and precision of the applications in which it is deployed. Tailored for smart environments, xcore.ai ensures robust and flexible computing power, suitable for consumer, industrial, and automotive markets. xcore.ai supports a wide range of functionalities, including voice and audio processing, making it ideal for developing smart interfaces such as voice-controlled devices. It also provides a framework for implementing complex algorithms and third-party applications, positioning it as a scalable solution for the growing demands of the connected world.
Silicon Creations crafts highly reliable LVDS interfaces designed to meet diverse application needs, going from bi-directional I/Os to specialized uni-directional configurations. Spanning process compatibilities from 90nm CMOS to advanced 7nm FinFET, these interfaces are a cornerstone for high-speed data communication systems, thriving particularly in video data transmission and chip-to-chip communications. Supporting robust data rates over multiple channels, the LVDS Interfaces guarantee flexible programmability and protocol compatibility with standards such as FPD-Link and Camera-Link. They capitalize on proven PLL and CDR architectures for superior signal integrity and error-free data transfers. Operating efficiently in various technology nodes, they remain highly effective across collaborative chipset environments. The interfaces are fortified with adaptable features like dynamic phase alignment to stabilize data sequences and on-die termination options for superior signal integrity. Their proven record places them as a critical enabler in applications where consistent high-speed data transfer is paramount, demonstrating Silicon Creations’ prowess in delivering industry-leading communication solutions.
The KL520 marks Kneron's foray into the edge AI landscape, offering an impressive combination of size, power efficiency, and performance. Armed with dual ARM Cortex M4 processors, this chip can operate independently or as a co-processor to enable AI functionalities such as smart locks and security monitoring. The KL520 is adept at 3D sensor integration, making it an excellent choice for applications in smart home ecosystems. Its compact design allows devices powered by it to operate on minimal power, such as running on AA batteries for extended periods, showcasing its exceptional power management capabilities.
eSi-Connect offers an extensive suite of AMBA-compliant peripheral IPs designed to streamline SoC integration. This suite encompasses versatile memory controllers, standard off-chip interface support, and essential control functions. Its configurability and compatibility with low-level software drivers make it suitable for real-time deployment in complex system architectures, promoting reliable connectivity across various applications.
The PDM-to-PCM Converter from Archband Labs leads in transforming pulse density modulation signals into pulse code modulation signals. This converter is essential in applications where high fidelity of audio signal processing is vital, including digital audio systems and communication devices. Archband’s solution ensures accurate conversion, preserving the integrity and clarity of the original audio. This converter is crafted to seamlessly integrate with a wide array of systems, offering flexibility and ease-of-use in various configurations. Its robust design supports a wide range of input frequencies, making it adaptable to different signal environments. The PDM-to-PCM Converter also excels in minimizing latency and reducing overhead processing times. It’s engineered for environments where precision and sound quality are paramount, ensuring that audio signals remain crisp and undistorted during conversion processes.
The Apodis family of Optical Transport Network processors adheres to ITU-T standards, offering a comprehensive suite for signal termination, processing, and multiplexing. Designed to handle both SONET/SDH and Ethernet client services, these processors map signals to Optical Transport Network (OTN), empowering versatile any-port, any-service configurations. Apodis processors are notable for their capacity to support up to 16 client ports and four 10G OTN line ports, delivering bandwidth scalability up to 40G, crucial for wireless backhaul and fronthaul deployments. With a robust, non-blocking OTN switching fabric, Apodis facilitates seamless client-to-line and line-to-line connections while optimally managing network bandwidth. This adaptability makes the Apodis processors an ideal choice for next-generation access networks and optical infrastructures.
The PRBS Generator, Checker, and Error Counter is a comprehensive solution within Kamaten's IP portfolio, designed to efficiently monitor and analyze serial data streams. It features an all-in-one generator, a checker for error detection, and an error counter, supporting PRBS orders 7, 15, and 31. This IP is ideal for high-speed data applications, equipped with differential CMOS data and clock inputs and outputs, offering a compact and power-efficient design with a power down mode for energy savings. The PRBS Generator, Checker, and Error Counter is designed for robustness and reliability in various environments, operating effectively at a high data rate of up to 36 Gbps. It's built on the well-established TSMC 28HPC process node, ensuring compatibility with modern semiconductor processes. The design also incorporates a power management feature that consumes 80 mA at a 32 Gbps rate, which scales with different data rates. Given its scalability and compact form factor, the PRBS solution is well-suited for integration into larger systems requiring precise data stream monitoring and error checking. This makes it an attractive choice for engineers looking to implement reliable high-speed serial data analysis in their projects.
The Flexibilis Ethernet Switch (FES) is an advanced Layer 2 Ethernet switch IP tailored for high data throughput and time-sensitive applications. It features a multi-gigabit forwarding engine that can handle 10/100/1000 Mbps speeds across its ports. Designed for integration into FPGA environments, FES serves exceptionally well in scenarios demanding dynamic traffic management and precise time synchronization. FES supports advanced clock synchronization via the IEEE 1588 protocol, ensuring sub-microsecond accuracy, making it suitable for high-precision applications in sectors like power utilities and telecommunications. The switch combines this with packet prioritization and VLAN tagging functionalities, allowing for efficient network traffic segmentation and Quality of Service (QoS) management. The switch's versatile design includes support for various physical interfaces, such as MII/GMII and optional SGMII/RGMII adapters, making it suitable for deployment in varied network setups. FES offers a robust framework for developing comprehensive network solutions that require high availability and precise timing control, addressing the complex needs of modern industrial and utility applications.
The Ultra-Low Latency 10G Ethernet MAC from Chevin Technology is designed to deliver exceptional speed and efficiency for cutting-edge FPGA applications. Its primary focus is on reducing latency to the bare minimum while maintaining a high data throughput. This Ethernet MAC is universally compatible with Intel and AMD FPGA platforms, offering seamless adaptation to various projects. This solution is especially advantageous for environments where near-instantaneous data transmission is a necessity. Ideal for applications in high-frequency trading, telecommunications, and advanced scientific instrumentation, the Ultra-Low Latency 10G Ethernet MAC ensures that data integrity is preserved even at high speeds. Chevin Technology's meticulous in-house testing and development processes guarantee that this IP core meets stringent quality and performance standards. It offers a scalable, all-hardware architecture that slashes the usual implementation time, allowing more resources to be dedicated to expanding functionality and securing additional data pathways.
The Chipchain C100 is a pioneering solution in IoT applications, providing a highly integrated single-chip design that focuses on low power consumption without compromising performance. Its design incorporates a powerful 32-bit RISC-V CPU which can reach speeds up to 1.5GHz. This processing power ensures efficient and capable computing for diverse IoT applications. This chip stands out with its comprehensive integrated features including embedded RAM and ROM, making it efficient in both processing and computing tasks. Additionally, the C100 comes with integrated Wi-Fi and multiple interfaces for transmission, broadening its application potential significantly. Other notable features of the C100 include an ADC, LDO, and a temperature sensor, enabling it to handle a wide array of IoT tasks more seamlessly. With considerations for security and stability, the Chipchain C100 facilitates easier and faster development in IoT applications, proving itself as a versatile component in smart devices like security systems, home automation products, and wearable technology.
ISELED represents a breakthrough in automotive lighting with its integration of RGB LED control and communication in a single, smart LED component. This innovative system simplifies lighting design by enabling digital color value input for immediate autonomous color mixing and temperature adjustments, reducing both complexity and cost in vehicles. ISELED operates by implementing a manufacturer-calibrated RGB LED setup suitable for diverse applications, from ambient to functional lighting systems within vehicles. Utilizing a bidirectional communication protocol, ISELED manages up to 4,079 addressable LEDs, offering easy installation and high precision control over individual light characteristics, ideal for creating dynamic and at times synchronized lighting across the automotive interior. This technology ultimately enhances network resilience with features like DC/DC conversion from a standard 12V battery, consistent communication despite power variations, and compatibility with software-free Ethernet bridge systems for streamlined connectivity. This strong focus on reducing production and operational costs, while simultaneously broadening lighting functionality, positions ISELED as a modern solution for smart automotive lighting architectures.
The Mixed-Signal CODEC offered by Archband Labs integrates advanced analog and digital audio processing to deliver superior sound quality. Designed for a variety of applications such as portable audio devices, automotive systems, and entertainment systems, this CODEC provides efficiency and high performance. With cutting-edge technologies, it handles complex signal conversions with minimal power consumption. This CODEC supports numerous interface standards, making it a versatile component in numerous audio architectures. It's engineered to offer precise sound reproduction and maintains audio fidelity across all use cases. The integrated components within the CODEC streamline design processes and reduce the complexity of audio system implementations. Furthermore, the Mixed-Signal CODEC incorporates features that support high-resolution audio, ensuring compatibility with high-definition sound systems. It's an ideal choice for engineers looking for a reliable and comprehensive audio processing solution.
The DisplayPort 1.4 core by Parretto offers a comprehensive solution for implementing DisplayPort functionalities in electronic designs. This IP supports both source (DPTX) and sink (DPRX) configurations, making it a versatile choice for any DisplayPort application. It operates at link rates of 1.62, 2.7, 5.4, and 8.1 Gbps, including embedded DisplayPort rates, and supports 1, 2, and 4 DP lanes. The IP core is built with adaptability in mind, featuring native video and AXI stream video interfaces. It supports both Single Stream Transport (SST) and Multi Stream Transport (MST) modes, accommodating diverse video streaming needs. With dual and quad pixels per clock transmission, it can deliver up to 10-bit video in various colorspaces such as RGB, YCbCr 4:4:4, YCbCr 4:2:2, and YCbCr 4:2:0. Additionally, the DisplayPort 1.4 IP core includes a secondary data packet interface for audio and metadata transport, enhancing multimedia performance. It comes with an accessible Video Toolbox that includes a timing generator, test pattern generator, and video clock recovery feature. Parretto provides full source code access, ensuring customizable integration and increased product reliability.
D2D® Technology, developed by ParkerVision, is a revolutionary approach to RF conversion that transforms how wireless communication operates. This technology eliminates traditional intermediary stages, directly converting RF signals to digital data. The result is a more streamlined and efficient communication process that reduces complexity and power consumption. By bypassing conventional analog-to-digital conversion steps, D2D® achieves higher data accuracy and reliability. Its direct conversion approach not only enhances data processing speeds but also minimizes energy usage, making it an ideal solution for modern wireless devices that demand both performance and efficiency. ParkerVision's D2D® technology continues to influence a broad spectrum of wireless applications. From improving the connectivity in smartphones and wearable devices to optimizing signal processing in telecommunication networks, D2D® is a cornerstone of ParkerVision's technological offerings, illustrating their commitment to advancing communication technology through innovative RF solutions.
aiSim 5 represents a pivotal advancement in the simulation of automated driving systems, facilitating realistic and efficient validation of ADAS and autonomous driving components. Designed to exceed conventional expectations, aiSim 5 combines high-fidelity sensor and environment simulation with an AI-based digital twin concept to deliver unparalleled simulation accuracy and realism. It is the first simulator to be certified at ISO 26262 ASIL-D level, offering users the utmost industry trust.\n\nThe simulated environments are rooted in physics-based sensor data and cover a wide spectrum of operational design domains, including urban areas and highways. This ensures the simulation tests AD systems under diverse and challenging conditions, such as adverse weather events. aiSim 5's modular architecture supports easy integration with existing systems, leveraging open APIs to ensure seamless incorporation into various testing and continuous integration pipelines.\n\nNotably, aiSim 5 incorporates aiFab's domain randomization to create extensive synthetic data, mirroring real-world variances. This feature assists in identifying edge cases, allowing developers to test system responsiveness in rare but critical scenarios. By turning the spotlight on multi-sensor simulation and synthetic data generation, aiSim 5 acts as a powerful tool to accelerate the development lifecycle of ADAS and AD technologies, fostering innovation and development efficiency.\n\nThrough its intuitive graphical interface, aiSim 5 democratizes access to high-performance simulations, supporting operating systems like Microsoft Windows and Linux Ubuntu. This flexibility, coupled with the tool’s compatibility with numerous standards such as OpenSCENARIO and FMI, makes aiSim an essential component for automotive simulation projects striving for precision and agility.
Chevin Technology's 10G Ethernet MAC and PCS solution is engineered to deliver premium data transfer speeds, ideal for high-performance FPGAs. Its compact all-logic architecture eliminates the need for external CPUs or software, minimizing complexity and enhancing efficiency. This IP achieves excellent link utilization and minimal latency, ensuring seamless integration into FPGA projects with ample room for additional design logic. The architecture supports sustained high throughput rates, making it particularly suited for demanding applications such as data storage and industrial imaging. With its proven performance and reliability, the 10G Ethernet MAC and PCS are trusted across numerous industries, including defense and scientific research. Its power-efficient design contributes to reduced energy consumption, a critical factor in modern FPGA designs. Moreover, this solution offers flexibility through its technology-agnostic approach, capable of functioning across a wide range of FPGA families from leading manufacturers like Intel and AMD. Clients appreciate the secure, high-speed connectivity this IP provides, coupled with Chevin Technology’s commitment to expert support and seamless customization capabilities.
Certus Semiconductor's Digital I/O solutions are engineered to meet various GPIO/ODIO standards. These versatile libraries offer support for standards such as I2C, I3C, SPI, JEDEC CMOS, and more. Designed to withstand extreme conditions, these I/Os incorporate features like ultra-low power consumption, multiple drive strengths, and high levels of ESD protection. These attributes make them suitable for applications requiring resilient performance under harsh conditions. Certus Semiconductor’s offerings also include a variety of advanced features like RGMII-compliant IO cells, offering flexibility for different project needs.
Dyumnin's RISCV SoC is a versatile platform centered around a 64-bit quad-core server-class RISCV CPU, offering extensive subsystems, including AI/ML, automotive, multimedia, memory, cryptographic, and communication systems. This test chip can be reviewed in an FPGA format, ensuring adaptability and extensive testing possibilities. The AI/ML subsystem is particularly noteworthy due to its custom CPU configuration paired with a tensor flow unit, accelerating AI operations significantly. This adaptability lends itself to innovations in artificial intelligence, setting it apart in the competitive landscape of processors. Additionally, the automotive subsystem caters robustly to the needs of the automotive sector with CAN, CAN-FD, and SafeSPI IPs, all designed to enhance systems connectivity within vehicles. Moreover, the multimedia subsystem boasts a complete range of IPs to support HDMI, Display Port, MIPI, and more, facilitating rich audio and visual experiences across devices.
The Scorpion family of processors offers support for OSU containers as per the CCSA and IEEE standards, particularly the OSUflex standard. These processors accommodate various client-side signals, including E1/T1, FE/GE, and STM1/STM4, ensuring robust performance monitoring and optional Ethernet rate limitation. Scorpion processors can adeptly map these client signals to OSU or ODU containers, which are subsequently multiplexed to OTU-1 lines. Known for their flexibility and efficiency in handling diverse traffic types, Scorpion processors serve as foundational elements for advancements in access networks and optical service units, ensuring sustained performance in increasingly complex networking environments.
The AST 500 and AST GNSS-RF are multifaceted SOC and RF solutions designed for GNSS applications. They support a wide array of constellations such as GPS, GLONASS, NavIC, and others, in multiple frequency bands, enhancing navigation performance. These ICs integrate features like secure boots and data encryption, facilitating robust security measures crucial for sensitive data. The AST GNSS-RF is equipped with capabilities for L1, L2, L5, and S band reception, catering to high-fidelity signal requirements across various applications. The support for dual-band reception ensures that ionosphere errors are minimized, offering exceptional positioning accuracy.
RegSpec is a cutting-edge tool that streamlines the generation of control and status register code, catering to the needs of IP designers by overcoming the limitations of traditional CSR generators. It supports complex synchronization and hardware interactions, allowing designers to automate intricate processes like pulse generation and serialization. Furthermore, it enhances verification by producing UVM-compatible code. This tool's flexibility shines as it can import and export in industry-standard formats such as SystemRDL and IP-XACT, interacting seamlessly with other CSR tools. RegSpec not only generates verilog RTL and SystemC header files but also provides comprehensive documentation across multiple formats including HTML, PDF, and Word. By transforming complex designs into streamlined processes, RegSpec plays a vital role in elevating design efficiency and precision. For system design, it creates standard C/C++ headers that facilitate firmware access, accompanied by SystemC models for advanced system modeling. Such comprehensive functionality ensures that RegSpec is invaluable for organizations seeking to optimize register specification, documentation, and CSR generation in a streamlined manner.
Silicon Creations' Bi-Directional LVDS Interfaces are engineered to offer high-speed data transmission with exceptional signal integrity. These interfaces are designed to complement FPGA-to-ASIC conversions and include broad compatibility with industry standards like FPD-Link and Camera-Link. Operating efficiently over processes from 90nm to 12nm, the LVDS interfaces achieve data rates exceeding 3Gbps using advanced phase alignment techniques. A standout feature of this IP is its capability to handle independent LVCMOS input and output functions while maintaining high compatibility with TIA/EIA644A standards. The bi-directional nature allows for seamless data flow in chip-to-chip communications, essential for modern integrated circuits requiring high data throughput. The design is further refined with trimmable on-die termination, enhancing signal integrity during operations. The LVDS interfaces are versatile and highly programmable, meeting bespoke application needs with ease. The interfaces ensure robust error rate performance across varying phase selections, making them ideal for video data applications, controllers, and other high-speed data interfaces where reliability and performance are paramount.
The Camera ISP Core is designed to optimize image signal processing by integrating sophisticated algorithms that produce sharp, high-resolution images while requiring minimal logic. Compatible with RGB Bayer and monochrome image sensors, this core handles inputs from 8 to 14 bits and supports resolutions from 256x256 up to 8192x8192 pixels. Its multi-pixel processing capabilities per clock cycle allow it to achieve performance metrics like 4Kp60 and 4Kp120 on FPGA devices. It uses AXI4-Lite and AXI4-Stream interfaces to streamline defect correction, lens shading correction, and high-quality demosaicing processes. Advanced noise reduction features, both 2D and 3D, are incorporated to handle different lighting conditions effectively. The core also includes sophisticated color and gamma corrections, with HDR processing for combining multiple exposure images to improve dynamic range. Capabilities such as auto focus and saturation, contrast, and brightness control are further enhanced by automatic white balance and exposure adjustments based on RGB histograms and window analyses. Beyond its core features, the Camera ISP Core is available with several configurations including the HDR, Pro, and AI variations, supporting different performance requirements and FPGA platforms. The versatility of the core makes it suitable for a range of applications where high-quality real-time image processing is essential.
The ADQ35 is a high-performance digitizer that features dual-channel capabilities, providing a 12-bit resolution at an impressive 10 GSPS sampling rate. It is designed to meet demanding requirements for data acquisition, capable of streaming data at a throughput of 14 Gbyte/s. Equipped with up to a 3 GHz input bandwidth, it ensures precise signal capture and processing, making it ideal for a range of complex applications. This digitizer is optimized for scenarios requiring rapid data transfer and high fidelity in digital signal processing. Additionally, the ADQ35's architecture supports both single and dual-channel operations, adding versatility and adaptability in various operational setups. Its robust design supports pulse detection optimization, enhancing its effective resolution to an equivalent of 16-bit ENOB, thus delivering better signal integrity and improved measurement accuracy. Predominantly used in high-fidelity applications, it represents the pinnacle of Teledyne SP Devices’ dedication to precision engineering. The ADQ35 is also portable, providing an efficient solution for dynamic field operations while maintaining uncompromised data acquisition performance. This adaptability makes it a preferred choice for environments that require quick deployment and reliable results. Its integration within a system is facilitated by user-friendly software, enhancing usability while maintaining top-tier performance metrics.
The Advanced Flexibilis Ethernet Controller (AFEC) is a sophisticated Ethernet controller IP that offers triple-speed operation for 10/100/1000 Mbps Ethernet networks. Capable of integrating seamlessly with programmable hardware and ASICs, the controller is ideal for crafting Ethernet Network Interface Controllers that require high-speed data handling and minimal CPU workload. AFEC employs advanced features like bus master DMA transfer and scatter-gather capabilities to optimize data transactions, significantly reducing the processing demands on host CPUs. This feature set enables gigabit data transfer while using less powerful CPUs, broadening its application scope across various industrial and commercial sectors. Additional functionalities include full-duplex operation, time stamping of packets, and support for both copper and fiber Ethernet connections, enhancing its utility in precise network setups. Built-in IEEE 1588 Precision Time Protocol support ensures accurate time synchronization, making AFEC a valuable tool for network applications needing rigorous timing precision.
The RWM6050 is a power-efficient baseband modem designed for high-capacity mmWave communication, ideal for market segments that require cost-effective and high-performance solutions. Developed in partnership with Renesas, this modem pairs seamlessly with mmWave RF chipsets to provide a highly configurable radio interface suitable for access and backhaul applications. Equipped with flexible channelisation and modulation coding capabilities, the RWM6050 can scale bandwidth to support multi-gigabit data transfers, boasting dual modem features and a mixed-signal front-end. This flexible architecture supports versatile deployment scenarios, enabling robust and high-speed connectivity over moderate distances. The RWM6050’s beamforming capabilities, enhanced by a phased array antenna, and advanced digital front-end processing, make it ideal for sophisticated data links. The modem integrates network synchronization and provides programmable real-time scheduling, affirming its role as a pivotal element in delivering reliable mmWave communication.
This IP block is essential for efficient data/clock recovery and deserializing in XFI and SONET/SDH protocols, supporting data rates from 8.5 to 11.3Gb/s. With ultra-low power consumption and 65nm CMOS technology from IBM, DSER12G ensures robust operation with versatile design options, incorporating a financial N divider, equalizer, and loss of signal (LOS) and lock (LOL) indicators for enhanced deployability.
ISPido represents a fully configurable RTL Image Signal Processing Pipeline, adhering to the AMBA AXI4 standards and tailored through the AXI4-LITE protocol for seamless integration with systems such as RISC-V. This advanced pipeline supports a variety of image processing functions like defective pixel correction, color filter interpolation using the Malvar-Cutler algorithm, and auto-white balance, among others. Designed to handle resolutions up to 7680x7680, ISPido provides compatibility for both 4K and 8K video systems, with support for 8, 10, or 12-bit depth inputs. Each module within this pipeline can be fine-tuned to fit specific requirements, making it a versatile choice for adapting to various imaging needs. The architecture's compatibility with flexible standards ensures robust performance and adaptability in diverse applications, from consumer electronics to professional-grade imaging solutions. Through its compact design, ISPido optimizes area and energy efficiency, providing high-quality image processing while keeping hardware demands low. This makes it suitable for battery-operated devices where power efficiency is crucial, without sacrificing the processing power needed for high-resolution outputs.
The SERDES12G module integrates serialization and deserialization functionalities within fiber optic transceivers operating at data rates between 8.5 and 11.3Gb/s. Utilizing CML logic for enhanced noise immunity, it features line rate output data retiming, making it indispensable in high-speed networking applications where precise data modulation is crucial.
ISPido on VIP Board is a customized runtime solution tailored for Lattice Semiconductors’ Video Interface Platform (VIP) board. This setup enables real-time image processing and provides flexibility for both automated configuration and manual control through a menu interface. Users can adjust settings via histogram readings, select gamma tables, and apply convolutional filters to achieve optimal image quality. Equipped with key components like the CrossLink VIP input bridge board and ECP5 VIP Processor with ECP5-85 FPGA, this solution supports dual image sensors to produce a 1920x1080p HDMI output. The platform enables dynamic runtime calibration, providing users with interface options for active parameter adjustments, ensuring that image settings are fine-tuned for various applications. This system is particularly advantageous for developers and engineers looking to integrate sophisticated image processing capabilities into their devices. Its runtime flexibility and comprehensive set of features make it a valuable tool for prototyping and deploying scalable imaging solutions.
This high-performance cross-correlator module integrates 128 channels of 1GSps ADCs. Each channel features a VGA front end, optimizing it for synthetic radar receivers and spectrometer systems. It excels in low power consumption, critical in space-limited applications like satellite-based remote sensing or data-intensive spectrometers, making it invaluable in advanced research operations.
The Xilinx Serial PROM Programmer is a cost-efficient solution specifically designed to program a wide range of Xilinx Serial PROM devices. This hardware, priced affordably, is certified by Xilinx, ensuring reliability and compatibility with all devices within the XC17xx family. The programmer is easy to integrate, as it connects via a parallel printer port and is powered by a standard 9-volt battery, eliminating the need for an AC adapter. Accompanied by user-friendly software compatible with multiple Windows operating systems, from 95 through 2000, the programmer offers an intuitive experience that doesn’t compromise on technical support. This solution is particularly valued for its practical approach to programming with straightforward software operations and robust support, making it a popular choice for both industrial and educational environments. Technical highlights of the device include versatile interfacing capabilities and comprehensive support for Xilinx Serial PROMs. Its design considers ease of use, flexibility, and performance, making it an exemplary tool for both seasoned and novice users requiring efficient programming solutions in FPGA applications.
The Orion MFH IP Cores are designed for optimal performance in 4G mobile fronthaul networks, compliant with the ITU-T specifications for CPRI signal multiplexing. They adeptly handle various CPRI options, ranging from 2.4576 Gbps to 12.16512 Gbps, ensuring high compatibility and performance. Featuring both muxponder and transponder configurations, Orion cores facilitate the efficient mapping and transport of CPRI signals via Optical Transport Network infrastructures, ideal for modern telecommunications frameworks. Their advanced capabilities enable telecommunications providers to enhance their network reliability and service delivery, adapting seamlessly to different fronthaul scenarios.
ArrayNav is a groundbreaking GNSS solution utilizing patented adaptive antenna technology, crafted to provide automotive Advanced Driver-Assistance Systems (ADAS) with unprecedented precision and capacity. By employing multiple antennas, ArrayNav substantially enhances sensitivity and coverage through increased antenna gain, mitigates multipath fading with antenna diversity, and offers superior interference and jamming rejection capabilities. This advancement leads to greater accuracy in open environments and markedly better functionality within urban settings, often challenging due to signal interference. It is designed to serve both standalone and cloud-dependent use cases, thereby granting broad application flexibility.
The Universal Drive Controller is an advanced solution tailored for motion control applications across a range of motor types, including DC, BLDC, and stepper motors. It offers a comprehensive set of features that allows for independent position and velocity control of multiple motors directly from FPGA platforms. This flexibility makes it ideal for various industrial and commercial applications where precise motor control is paramount. With a focus on enhancing efficiency and performance, this controller simplifies the integration of motor control systems by providing a unified framework. It streamlines the management of complex control loops and ensures that each motor operates under optimal conditions. This results in improved operational stability and precision in movement, which is crucial for applications requiring high levels of accuracy. The design of the Universal Drive Controller is optimized for easy integration and configuration, supporting seamless implementation within existing setups. It promises to cut down development times and reduce complexities associated with traditional motor controller solutions. By utilizing FPGA technology, it offers a scalable and future-proof solution that can accommodate emerging requirements in motor control engineering.
DolphinWare IPs is a versatile portfolio of intellectual property solutions that enable efficient SoC design. This collection includes various control logic components such as FIFO, arbiter, and arithmetic components like math operators and converters. In addition, the logic components span counters, registers, and multiplexers, providing essential functionalities for diverse industrial applications. The IPs in this lineup are meticulously designed to ensure data integrity, supported by robust verification IPs for AXI4, APB, SD4.0, and more. This comprehensive suite meets the stringent demands of modern electronic designs, facilitating seamless integration into existing design paradigms. Beyond their broad functionality, DolphinWare’s offerings are fundamental to applications requiring specific control logic and data integrity solutions, making them indispensable for enterprises looking to modernize or expand their product offerings while ensuring compliance with industry standards.
The MIPITM SVRPlus2500 provides an efficient solution for high-speed 4-lane video reception. It's compliant with CSI2 rev 2.0 and DPHY rev 1.2 standards, designed to facilitate easy timing closure with a low clock rating. This receiver supports PRBS, boasts calibration capabilities, and offers a versatile output of 4/8/16 pixels per clock. It features 16 virtual channels and 1:16 input deserializers per lane, handling data rates up to 10Gbps, making it ideal for complex video processing tasks.
The FPGA Lock Core is an innovative FPGA solution designed to secure FPGAs and hardware against unauthorized access and counterfeiting, leveraging a Microchip ATSHA204A crypto authentication IC. It reads a unique ID, generates a 256-bit challenge, and uses secure hashing to verify the hardware's authenticity, ensuring hardware integrity in sensitive applications like military and medical fields. This solution allows hardware protection against IP theft by enforcing authentication and disables FPGA functionality if unauthorized access is detected. The core utilizes minimal logic resources and one FPGA pin, communicating through a bidirectional open drain link. The clarity of this system is enhanced by providing the core in VHDL, allowing users to thoroughly understand its functionality, supported by example designs on Cyclone10 and Artix 7 boards, catering to both Intel and Xilinx FPGA platforms. Complementing this security measure is the Key Writer Core, which allows programming of custom secret keys into the ATSHA204A in situ on assembled boards, ensuring a seamless integration with the FPGA Lock system. Available for various FPGA platforms, the Efinix version, distributed with TRS Star, expands its applicability, with webinars and user guides offering in-depth implementation insights.
SnpExpert specializes in the analysis of S-parameters, a critical aspect of RF and microwave design engineering. This tool gives engineers the ability to meticulously analyze the S-parameters of complex networks, facilitating the understanding and optimization of signal flow in high-frequency circuits. S-parameter analysis is paramount in predicting how RF circuits will behave in the operational environment. By providing accurate transient and AC analyses, SnpExpert aids in refining RF circuit designs to ensure optimal integration and performance. Engineers gain access to a flexible environment that allows for the manipulation of various circuit parameters, enhancing their ability to optimize designs and meet the stringent demands of modern RF applications. The integration of SnpExpert within Xpeedic's broader suite of tools enables comprehensive analysis with improved efficiency. Ensuring consistent communication and compatibility across design disciplines, this tool helps teams maintain focus on achieving high-quality results, reducing the time and cost associated with RF product development.
The XCM_64X64 is a complete cross-correlator designed for synthetic radar receivers. With 64 channels arranged in a sophisticated configuration, it processes vast amounts of data efficiently at low power consumption rates. Ideal for radiometers and spectrometer applications, this module is tailored for environments where bandwidth and speed are pivotal, supporting precise remote sensing operations.
The Tentiva Video FMC by Parretto is engineered to serve as a high-performance modular Video FMC board, optimized for demanding video processing tasks. Its design enables adaptability through the inclusion of two modular PHY slots, which can accommodate various PHY cards, expanding its functionality and application range. These PHY slots are equipped to handle data rates up to 20 Gbps, providing a robust interface between Tentiva and PHY cards. This configuration makes Tentiva suitable for a vast array of advanced video applications, with support for DisplayPort 2.1 TX/RX PHY cards for seamless high-definition video transmission and reception. Built for compatibility, Tentiva can be integrated with FPGA development boards featuring FMC headers, allowing developers to integrate it effortlessly within diverse development environments. Its modular architecture ensures significant flexibility, permitting easy PHY card upgrades or replacements as required by specific project needs.
The Camera PHY Interface tailored for advanced semiconductor processes is integral for optimizing high-speed data transmission between image sensors and processors. Specialized to accommodate the latest advancements in process technology, this interface IP ensures superior performance while maintaining minimal power consumption and enhanced data integrity. By leveraging cutting-edge technology, it is engineered to handle multiple data lanes simultaneously, providing flexibility and adaptability across various applications in the visual data industry. This interface finds its utility in high-definition imaging solutions, contributing significantly to industries such as automotive, consumer electronics, medical imaging, and surveillance systems. Its design is aimed at simplifying integration in complex systems while providing robust data throughput and decreasing electromagnetic interference to ensure unmitigated signal clarity. With compatibility extending to the sub-LVDS, MIPI D-PHY, and HiSPi standards, this Camera PHY Interface IP is adaptable for evolving interface technologies, ensuring that devices can benefit from advanced connectivity protocols without compromising on performance metrics. The adoption of this IP supports industry trends towards miniaturization and reduced device footprints, thus making it indispensable for modern imaging solutions.
Certus Semiconductor's Analog I/O offerings bring ultra-low capacitance and robust ESD protection to the forefront. These solutions are crafted to handle extreme voltage conditions while securing signal integrity by minimizing impedance mismatches. Key features include integrated ESD and power clamps, support for broad RF frequencies, and the ability to handle signal swings below ground. Ideal for high-speed RF applications, these Analog I/Os provide superior protection and performance, aligning with the most demanding circuit requirements.
The I/O semiconductor solutions from Analog Bits are designed to interface with multiple systems, ensuring seamless signal transmission across a variety of applications. These solutions offer a comprehensive range of features, including differential signaling and CMOS compatibility, enabling optimal communication within integrated circuits. By providing robust I/O management, these solutions help maintain signal integrity and efficiency. Analog Bits' I/O IP is distinguished by its adaptability to various process nodes, making it highly versatile in applications ranging from consumer electronics to industrial automation systems. The technology supports robust data transfer and is tailored to meet the demands of modern high-performance computing environments where quick, reliable communication interfaces are crucial. The solutions align with the complex requirements of contemporary digital systems, facilitating superior performance and power management. With features designed to minimize electromagnetic interference and ensure high fidelity in signal transmission, the I/O IP from Analog Bits is a pivotal component in the deployment of advanced semiconductor technologies.
The MIPITM CSI2MUX-A1F is an innovative video multiplexor designed to manage and aggregate multiple video streams effortlessly. It supports CSI2 rev 1.3 and DPHY rev 1.2 standards, handling inputs from up to four CSI2 cameras and producing a single aggregated video output. With data rates of 4 x 1.5Gbps, it is optimal for applications requiring efficient video stream management and consolidation.
Specially designed for robust data serialization of 8.5 to 11.3Gb/s signals, the SER12G incorporates state-of-the-art CML logic for high noise immunity and low power functionality. Used in fiber optic transceivers, this IP block facilitates efficient signal transmission with output data retiming features, guaranteeing high performance in data-intensive environments like SONET/SDH.
The CAN 2.0/CAN FD Controller offered by Synective Labs is a comprehensive CAN controller suitable for integration into both FPGAs and ASICs. This controller is fully compliant with the ISO 11898-1:2015 standard, supporting both traditional CAN and the more advanced CAN FD protocols. The CAN FD protocol enhances the original CAN capabilities by transmitting payloads at increased bitrates up to 10 Mbit/s and accommodating longer payloads of up to 64 bytes compared to the standard 8 bytes. This controller integrates seamlessly with a variety of FPGA devices from leading manufacturers such as Xilinx, Altera, Lattice, and Microsemi. It supports native bus interfaces including AXI, Avalon, and APB, making it versatile and highly compatible with various processing environments. For those deploying System on Chip (SOC) type FPGAs, the controller offers robust processor integration options, making it an ideal choice for complex applications. A standout feature of this IP is its focus on diagnostics and CAN bus debugging, which makes it particularly beneficial for applications like data loggers. These diagnostic features can be selectively disabled during the build process to reduce the controller's footprint for more traditional uses. With its low-latency DMA, interrupt rate adaptation, and configurable hardware buffer size, this CAN controller is engineered for high efficiency and flexibility across different applications.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!