All IPs > Graphic & Peripheral > Peripheral Controller
Peripheral Controller semiconductor IPs play a crucial role in the seamless integration of peripherals with core processing units, enhancing the functionality and connectivity of various electronic devices. These IPs are designed to manage the communication between the central processing unit (CPU) and external devices such as keyboards, mice, printers, and other peripherals. By enabling efficient data transfer and control signals between components, Peripheral Controller IPs ensure that systems operate smoothly and efficiently.
A key application of Peripheral Controller semiconductor IPs is in consumer electronics, where they facilitate the connection of tablets, smartphones, and laptops to a multitude of accessories and networks. For example, Universal Serial Bus (USB) controllers, memory card readers, and audio interfaces are just a few of the peripherals that these IPs manage. This allows end-users to transfer data quickly, connect various devices seamlessly, and enjoy a more versatile computing experience.
In industrial and automotive sectors, Peripheral Controller IPs are vital for maintaining robust and reliable communication within complex electronic systems. They are used to interface with sensors, actuators, and other control systems, ensuring that necessary data is transmitted accurately and in real-time. This is critical for applications that require precise timing and synchronization, such as automated manufacturing systems, smart grids, and advanced driver-assistance systems (ADAS).
Moreover, the evolution of Internet of Things (IoT) devices has further expanded the importance of Peripheral Controller IPs. As IoT ecosystems continue to grow, the need for efficient data management and connectivity solutions becomes more prominent. Peripheral Controller IPs offer the adaptability and scalability required to support a wide array of IoT applications, ensuring that devices can connect, communicate, and interact with each other effectively in both personal and industrial settings.
Sunplus’s LVDS IP is designed for efficient data transmission in applications requiring low power consumption and high noise immunity. This Low Voltage Differential Signaling technology is particularly effective for transferring large amounts of data over long distances with minimal signal degradation. Ideal for use in display panels and digital communication systems, LVDS technology offers high-speed data rates while maintaining low electromagnetic interference (EMI). This allows for clearer and more reliable data communication, essential for high-resolution video and complex data streams. The architecture supports scalability and adaptability, making it suitable for various applications including video displays, automotive infotainment systems, and industrial communications. It is engineered to maintain signal integrity even under challenging environmental conditions, a testament to its robustness and reliability.
Overview: The UCIe IP supports multiple protocols (CXL/PCIe/Streaming) to connect chiplets, reducing overall development cycles for IPs and SOCs. With flexible application and PHY interfaces, The UCIe IP is ideal for SOCs and chiplets. Key Features: Supports UCIe 1.0 Specification Supports CXL 2.0 and CXL 3.0 Specifications Supports PCIe Gen6 Specification Supports PCIe Gen5 and older versions of PCIe specifications Supports single and two-stack modules Supports CXL 2.0 68Byte flit mode with Fallback mode for PCIe non-flit mode transfers Supports CXL 3.0 256Byte flit mode Supports PCIe Gen6 flit mode Configurable up to 64-lane configuration for Advanced UCIe modules and 16 lanes for Standard UCIe modules Supports sideband and Mainband signals Supports Lane repair handling Data to clock point training and eye width sweep support from transmitter and receiver ends UCIe controller can work as Downstream or Upstream Main Band Lane reversal supported Dynamic sense of normal and redundant clock and data lines activation UCIe enumeration through DVSEC Error logging and reporting supported Error injection supported through Register programming RDI/FDI PM entry, Exit, Abort flows supported Dynamic clock gang at adapter supported Configurable Options: Maximum link width (x1, x2, x4, x8, x16) MPS (128B to 4KB) MRRS (128B to 4KB) Transmit retry/Receive buffer size Number of Virtual Channels L1 PM substate support Optional Capability Features can be Configured Number of PF/VFDMA configurable Options AXI MAX payload size Variations Multiple CPI Interfaces (Configurable) Cache/memory configurable Type 0/1/2 device configurable
Overview: The Expanded Serial Peripheral Interface (xSPI) Master/Slave controller offers high data throughput, low signal count, and limited backward compatibility with legacy SPI devices. It is designed to connect xSPI Master/Slave devices in computing, automotive, Internet of Things, embedded systems, and mobile processors to various peripherals such as non-volatile memories, graphics peripherals, networking devices, FPGAs, and sensor devices. Key Features: Compliance with JEDEC standard JESD251 eXpanded SPI for Non-Volatile Memory Devices, Version 1.0 Support for Single master and multiple slaves per interface port Single Data Rate (SDR) and Double Data Rate (DDR) support Source synchronous clocking Deep Power Down (DPD) enter and exit commands Eight IO ports in standard, expandable based on system requirements Optional Data Strobe (DS) for write masking bit wide SDR transfer support Profile 1.0 Commands for non-volatile memory device management Profile 2.0 Commands for read or write data for various slave devices Applications: Consumer Electronics Defense & Aerospace Virtual Reality Augmented Reality Medical Biometrics Automotive Devices Sensor Devices
Our Expanded Serial Peripheral Interface (JESD251) Master controller features a low signal count and high data bandwidth, making it ideal for use in computing, automotive, Internet of Things, embedded systems, and mobile system processors. It connects multiple sources of Serial Peripheral Interface (xSPI) slave devices, including nonvolatile memories, graphics peripherals, networking peripherals, FPGAs, and sensor devices. Features • Compliant with JEDEC standard JESD251 expanded Serial Peripheral Interface (xSPI) for Non-Volatile Memory Devices, Version 1.0. • Supports a single master and multiple slaves per interface port. • Supports Single Data Rate and Double Data Rate. • Supports source synchronous clocking. • Supports data transfer rates up to: o 400MT/s (200MHz Clock) o 333MT/s (167MHz Clock) o 266MT/s (133MHz Clock) o 200MT/s (100MHz Clock) • Supports Deep Power Down (DPD) enter and exit commands. • Standard support for eight IO ports, with the possibility to increase IO ports based on system performance requirements. • Optional support for Data Strobe (DS) for writemasking. • Supports 1-bit wide SDR transfer. • Supports Profile 1.0 commands to manage nonvolatile memory devices. • Supports Profile 2.0 commands to read or writedata for any type of slave device. • Compatible with non-volatile memory arrays such as NOR Flash, NAND Flash, FRAM, and nvSRAM. • Compatible with volatile memory arrays such as SRAM, PSRAM, and DRAM. • Supports register-mapped input/output functions. • Supports programmable function devices such as FPGAs. Application • Consumer Electronics. • Defence & Aerospace. • Virtual Reality. • Augmented Reality. • Medical. • Biometrics (Fingerprints, etc). • Automotive Devices. • Sensor Devices. Deliverables • Verilog Source code. • User Guide. • IP Integration Guide. • Run and Synthesis script. • Encrypted Verification Testbench Environment. • Basic Test-suite.
Overview: PCIe Gen6 is a high-speed, layered protocol interconnect interface supporting speeds up to 64GT/s, featuring multi-lanes and links. The Transport, Data Link, and Physical layers specified in the PCIe specification are implemented, along with PIPE interface logic connecting to PHY and AXI Bridging logic for application connectivity. Specifications: Supports PCIe Gen 6 and Pipe 5.X Specifications Core supports Flit and non-Flit Mode Lane Configurations: X16, X8, X4, X2, X1 AXI MM and Streaming supported Supports Gen1 to Gen6 modes Data rate support of 2.5 GT/s, 5 GT/s, 8 GT/s, 16 GT/s, 32 GT/s, 64 GT/s PAM support when operating at 64GT/s Encoding/Decoding Support: 8b/10b, 128b/130b, 1b/1b Supports SerDes and non-SerDes architecture Optional DMA support as plugin module Support for alternate negotiation protocol Can operate as an endpoint or root complex Lane polarity control through register Lane de-skew supported Support for L1 states and L0P Support for SKP OS add/removal and SRIS mode No equalization support through configuration Deemphasis negotiation support at 5GT/s Supports EI inferences in all modes Supports PTM, OBFF, MSI, MSIX, Power management, and all message formats
iWave Global introduces the ARINC 818 Switch, a pivotal component in the management and routing of video data within avionics systems. Designed for applications that require efficient video data distribution and management, the switch is optimized for performance in environments with stringent data handling requirements. The switch's architecture supports a high level of bandwidth, allowing for the smooth routing of multiple video streams in real-time. Its design includes advanced features that ensure low-latency, error-free data transfer, integral to maintaining the integrity and reliability of video data in critical applications. Featuring robust interoperability characteristics, the ARINC 818 Switch easily integrates into existing systems, facilitating modular expansion and adaptability to new technological standards. It is indispensable for any aerospace project that involves complex video data management, providing a stable platform for video data routing and switching.
The ARINC 818 Product Suite is a comprehensive solution set designed to support the entire lifecycle of ARINC 818 enabled equipment. This suite offers tools and resources essential for developing, qualifying, testing, and simulating ARINC 818 products. It is recognized for its robust design and ability to address the complexities of high-performance avionics systems. Within the product suite, users can access the ARINC 818 Development Suite and Flyable Products, providing a framework for both development and in-field application. The suite is indispensable for organizations aiming to integrate ARINC 818 into their systems, ensuring precise data handling and compatibility. Great River Technology's experience in crafting over 100 mission-critical systems is embedded into the suite, offering unmatched expertise and dependability. By leveraging this suite, companies can ensure the reliable operation and seamless integration of ARINC 818 technologies.
Overview: The Multi-Protocol Accelerator IP is a versatile technology designed to support low latency and high bandwidth accelerators for efficient CPU-to-device and CPU-to-memory communication. It also enables switching for fan-out to connect more devices, memory pooling for increased memory utilization efficiency, and provides memory capacity with support for hot-plug, security enhancements, persistent memory support, and memory error reporting. Key Features: CXL 3.0 Support: Compliant with CXL spec V3.X/V2.X PCIe Compatibility: Supports PCIe spec 6.0/5.0 CPI Interface: Support for CPI Interface AXI Interface: Configurable AXI master, AXI slave Bus Support: PIPE/FLEX bus, Lane x1,x2,x4,x8,x16 Protocol Support: Gen3, Gen4, Gen5 & Gen6, Fallback Mode Register Checks: Configuration and Memory Mapped registers Dual Mode: Supports Dual Mode operation Transfer Support: HBR/PBR & LOpt Transfers, Standard Cache and Mem Transfers CXL Support: Can function as both CXL host and device Data Transfer: Supports Standard IO, 68Byte Flit, and 256Byte Flit Transfers FlexBus Features: FlexBus Link Features, ARB/MUX, ARB/MUX Bypass Optimization: Latency Optimization, Credit Return Forcing, Empty Flits (Latency Optimized) Power Management: Supports Power Management features Enhancements: CXL IDE, RAS Features, Poison & Viral Handling, MLD/SLD Testing: Compliance Testing and Error Scenarios support
Our Expanded Serial Peripheral Interface (JESD251) Slave controller offers high data throughput, low signal count, and limited backward compatibility with legacy Serial Peripheral Interface (SPI) devices. It is used to connect xSPI Master devices in computing, automotive, Internet of Things, embedded systems, and mobile system processors to non-volatile memories, graphics peripherals, networking peripherals, FPGAs, and sensor devices. Features • Compliant with JEDEC standard JESD251 expanded Serial Peripheral Interface (xSPI) for Non-Volatile Memory Devices, Version 1.0. • Supports Single Data Rate (SDR) and Double Data Rate (DDR). • Supports source synchronous clocking. • Supports data transfer rates up to: o 400MT/s (200MHz Clock) o 333MT/s (167MHz Clock) o 266MT/s (133MHz Clock) o 200MT/s (100MHz Clock) • Supports Deep Power Down (DPD) enter and exit commands. • Standard support for eight IO ports, with the possibility to increase IO ports based on system performance requirements. • Optional support for Data Strobe (DS) for timing reference. • Supports 1-bit wide SDR transfer. • Supports Profile 1.0 commands to manage nonvolatile memory devices. • Supports Profile 2.0 commands for reading or writing data for any type of slave device. • Compatible with non-volatile memory arrays such as NOR Flash, NAND Flash, FRAM, and nvSRAM. • Compatible with volatile memory arrays such as SRAM, PSRAM, and DRAM. • Supports register-mapped input/output functions. • Supports programmable function devices such as FPGAs. Application • Consumer Electronics. • Defence & Aerospace. • Virtual Reality. • Augmented Reality. • Medical. • Biometrics (Fingerprints, etc). • Automotive Devices. • Sensor Devices. Deliverables • Verilog Source code. • User Guide. • IP Integration Guide. • Run and Synthesis script. • Encrypted Verification Testbench Environment. • Basic Test-suite.
eSi-Connect offers an extensive suite of AMBA-compliant peripheral IPs designed to streamline SoC integration. This suite encompasses versatile memory controllers, standard off-chip interface support, and essential control functions. Its configurability and compatibility with low-level software drivers make it suitable for real-time deployment in complex system architectures, promoting reliable connectivity across various applications.
Silicon Creations crafts highly reliable LVDS interfaces designed to meet diverse application needs, going from bi-directional I/Os to specialized uni-directional configurations. Spanning process compatibilities from 90nm CMOS to advanced 7nm FinFET, these interfaces are a cornerstone for high-speed data communication systems, thriving particularly in video data transmission and chip-to-chip communications. Supporting robust data rates over multiple channels, the LVDS Interfaces guarantee flexible programmability and protocol compatibility with standards such as FPD-Link and Camera-Link. They capitalize on proven PLL and CDR architectures for superior signal integrity and error-free data transfers. Operating efficiently in various technology nodes, they remain highly effective across collaborative chipset environments. The interfaces are fortified with adaptable features like dynamic phase alignment to stabilize data sequences and on-die termination options for superior signal integrity. Their proven record places them as a critical enabler in applications where consistent high-speed data transfer is paramount, demonstrating Silicon Creations’ prowess in delivering industry-leading communication solutions.
The HOTLink II Product Suite is engineered to deliver advanced capabilities in high-speed data and video link technologies. It serves as an essential toolset for developing and implementing HOTLink II protocols effectively, catering to the specific needs of modern avionics systems requiring reliable and high-throughput data transfer. This suite includes various components that enable the seamless transmission and conversion of data, supporting both development and operational phases. Its design incorporates technologies that enhance data integrity and efficiency, making it integral to systems where performance and reliability are critical. Great River Technology ensures that each component of the HOTLink II suite is crafted with precision, providing comprehensive support and simplifying integration processes. The suite redounds to the extensive expertise of Great River Technology in the sector, reinforcing their standing as providers of pioneering solutions.
The ARINC 818-3 IP Core from iWave Global represents an advancement in avionics video interface technology, designed for high-speed and high-fidelity video data transmission. This IP core addresses the needs of modern aerospace systems that require robust video communication links both for military and commercial use. It supports a wide array of enhancements over previous generations, including increased bandwidth and improved signal integrity. This ensures that the ARINC 818-3 IP Core can handle the demands of next-generation avionic systems seamlessly, supporting advanced video processing and display systems. The core's design prioritizes modularity and scalability, allowing for easy integration and expansion to meet evolving system requirements. It is positioned as an essential tool for aviation applications demanding high reliability and accuracy in video data handling and display solutions, making it indispensable for new and retrofitted aerospace projects.
iWave Global delivers the Serial FPDP (sFPDP) solution, a high-bandwidth, low-latency serial communication protocol widely deployed in high-performance computing systems. This technology is optimized for applications that require rapid data transport, such as radar and high-definition video processing, making it a vital tool in industrial and defense sectors. By supporting high throughput rates, the Serial FPDP ensures timely and reliable data transmission, crucial for systems where time sensitivity and data integrity are paramount. The solution is particularly designed to address real-time data operations, ensuring that data handling meets rigorous industry standards. With its robust design, the Serial FPDP accommodates various network topologies, allowing for the flexible deployment of communication systems. This flexibility and performance make it highly applicable in environments where system designers demand unobstructed high-speed data transfer capabilities.
The Mixed-Signal CODEC offered by Archband Labs integrates advanced analog and digital audio processing to deliver superior sound quality. Designed for a variety of applications such as portable audio devices, automotive systems, and entertainment systems, this CODEC provides efficiency and high performance. With cutting-edge technologies, it handles complex signal conversions with minimal power consumption. This CODEC supports numerous interface standards, making it a versatile component in numerous audio architectures. It's engineered to offer precise sound reproduction and maintains audio fidelity across all use cases. The integrated components within the CODEC streamline design processes and reduce the complexity of audio system implementations. Furthermore, the Mixed-Signal CODEC incorporates features that support high-resolution audio, ensuring compatibility with high-definition sound systems. It's an ideal choice for engineers looking for a reliable and comprehensive audio processing solution.
Designed for performance computing, the pPLL03F-GF22FDX is an advanced all-digital fractional-N PLL developed for low-jitter and compact applications. It operates efficiently at clock frequencies reaching up to 4GHz, specifically crafted to meet the demands of performance computing blocks and ADCs/DACs that have moderate SNR prerequisites. A crucial aspect of its design is its compatibility with multi-PLL systems, enabling implementations in complex SoCs with numerous clock domains. Tailored for GlobalFoundries 22FDX, this IP ensures robust and reliable performance across varied PVT conditions.
The KL530 is Kneron's state-of-the-art AI chip with a unique NPU architecture, leading the market in INT4 precision and transformers. Designed for higher efficiency, it features lower power consumption while maintaining robust performance. The chip supports various AI models and configurations, making it adaptable across AIoT and other technology landscapes.
Silicon Library Inc.'s DisplayPort/eDP is an advanced interface IP crafted for delivering high-definition audio-visual data. It conforms to the specifications of DP/eDP 1.4, positioning it as a critical component for devices like laptops, monitors, and digital signage, where seamless and high-quality display output is required. This product supports high-resolution displays with considerable bandwidth, enabling the transmission of ultra-high-definition content efficiently and effectively. Its design takes into account the need for reduced power consumption, aligning with the trend towards more energy-efficient electronics without compromising on performance. The DisplayPort/eDP IP ensures excellent signal transmission quality, meeting the stringent demands of modern digital displays. It also features compatibility with various control protocols, providing flexibility in integration across different devices. As multimedia consumption continues to rise, this IP offers a strategic advantage in developing cutting-edge display solutions.
The DB9000AXI Display Controller by Digital Blocks is engineered to meet the needs of systems using TFT LCD and OLED display panels, providing dynamic resolution support from 320x240 to 1920x1080 at Full HD. It integrates seamlessly into systems with AMBA AXI4 interfacing, providing reliable connectivity between frame buffer memory and the display. This controller is versatile, supporting resolutions for advanced displays including 4K and 8K, making it suitable for a myriad of demanding visual applications. Its architecture provides a 32/64/128/256/512-bit AXI4 interface to the memory controller and can drive 1/2/4/8 port display panel interfaces, accommodating diverse system layouts. Optional features include LVDS link layer interfaces and connections to MIPI DSI/DisplayPort/DVI/HDMI, enhancing its capability to support complex video requirements in high-resolution displays. For system developers, the DB9000AXI is accompanied by a comprehensive toolkit including a simulation test suite, Linux drivers, and Syntheses Design Constraints, ensuring that it fits into varied development environments efficiently. It is an optimal choice for high-performance processors such as ARM and is compatible with RISC-V or MIPS frameworks, boasting quality of service, superior burst length capability, and an extensive user manual to facilitate integration and development processes.
The RISC-V Hardware-Assisted Verification by Bluespec is designed to expedite the verification process for RISC-V cores. This platform supports both ISA and system-level testing, adding robust features such as verifying standard and custom ISA extensions along with accelerators. Moreover, it offers scalable access through the AWS cloud, making verification available anytime and anywhere. This tool aligns with the needs of modern developers, ensuring thorough testing within a flexible and accessible framework.
Packetcraft's Bluetooth LE Audio Solutions offer a full suite of host, controller, and LC3 components optimized for seamless transition to Bluetooth LE Audio. The platform supports Auracast broadcast audio and True Wireless Stereo (TWS), making it adaptable to prevalent chipsets and providing flexibility to product companies. The modular design facilitates simplified integration, ensuring companies can leverage advanced audio capabilities in a variety of applications. As Bluetooth audio technology evolves, Packetcraft remains at the leading edge, offering industry-leading solutions that cater to modern audio requirements.
Enclustra's Universal Drive Controller is a versatile IP core designed for controlling a range of motors directly from FPGAs. This robust solution allows simultaneous position and velocity control of up to eight different DC, BLDC, or stepper motors, offering high flexibility for a variety of industrial and robotic applications. The drive controller provides precise and independent motor management features through its customizable architecture, ensuring optimized performance tailored to specific motion control requirements. This capability reduces the need for additional external components, streamlining integration and reducing system complexity. In addition to its primary control features, the Universal Drive Controller supports various communication interfaces, enabling seamless integration into existing systems. This IP core is essential for developers focusing on high-performance motor control systems, thanks to its scalable and adaptable approach to motor management.
The Aeonic Integrated Droop Response System addresses droop issues in complex integrated circuits by combining mitigation and detection mechanisms in a seamlessly integrated package. This system supports fine-grained DVFS capability and rapid adaptation, providing significant power savings for SoCs. It offers comprehensive observability tools crucial for modern silicon health management, including multi-threshold detection and rapid response features within just a few clock cycles. This integration promotes energy efficiency by reducing voltage margins and supports various process technologies through a process portable design.
aiSim 5 represents a leap forward in automotive simulation technology, underpinning the complex validation processes needed for modern autonomous driving systems. Certified to ISO26262 ASIL-D, this simulator is designed to handle the demanding requirements of advanced driver-assistance systems (ADAS) and autonomous driving technologies. By utilizing AI-driven digital twin creation and sophisticated sensor modeling, aiSim ensures high fidelity in simulations, enabling developers to conduct virtual tests across diverse scenarios that replicate real-world conditions. Featuring a physics-based rendering engine, aiSim allows for the precise simulation of varied environmental conditions like rain, fog, and sunshine, as well as complex sensor configurations. Its open architecture and modular design facilitate easy integration into existing development pipelines, ensuring compatibility with a wide range of testing and development frameworks. The simulator's deterministic simulation capabilities provide reliability and repeatability, which are crucial for validating safety-critical automotive functions. The robust architecture of aiSim extends its utility beyond basic simulations, offering tools such as aiFab for scenario randomization, which helps in exposing edge cases that may not be encountered in typical testing environments. Moreover, its ability to produce synthetic data for training improves the robustness of ADAS systems. With aiSim, the development cycle shortens significantly, allowing automotive manufacturers to bring innovative products to market more efficiently.
Bluespec's Portable RISC-V Cores offer a versatile and adaptable solution for developers seeking cross-platform compatibility with support for FPGAs from Achronix, Xilinx, Lattice, and Microsemi. These cores come with support for operating systems like Linux and FreeRTOS, providing developers with a seamless and open-source toolset for application development. By leveraging Bluespec’s extensive compatibility and open-source frameworks, developers can benefit from efficient, versatile RISC-V application deployment.
The APB4 GPIO module is a fully parameterized core providing flexible general purpose input/output (GPIO) capabilities within an APB bus environment. Designed to support a user-defined number of bidirectional I/O pins, it allows customization to fit a variety of system requirements, enhancing its adaptability in different design scenarios. This GPIO core supports programming capabilities for each of its pins, enabling tailored configurations for specific input, output, and interrupt purposes. It is an essential component for interfacing with various peripheral devices within an integrated system, providing accessibility and control where needed. Through its comprehensive configurability, the APB4 GPIO creates extensive possibilities for design enhancement and functionality expansion.
The InfiniBand Transport Layer Core is engineered to deliver exceptional performance in data handling and high-bandwidth applications. Suitable for Data Acquisition and High-Performance Computing, it supports advanced UC SEND and RDMA Write operations across one to eight virtual lanes with up to 1024 Queue Pairs. This core is pivotal for creating powerful Target Channel Adapters, enabling efficient data transfer with minimal latency. Its versatility supports a range of applications like bridging PCI to InfiniBand and integrating with various high-speed data protocols.
Analog Bits provides advanced I/O solutions tailored for high-speed data transfer and die-to-die communication. Their I/O offerings are designed to minimize power consumption while delivering optimal signaling quality through differential clocking and signaling techniques. These solutions are crafted to ensure effective integration with modern SoC architectures, providing customization options to meet specific technical requirements. The I/O technologies developed by Analog Bits are proven in high-volume production at nodes as small as 5nm, ensuring reliability and performance. Manufactured using state-of-the-art processes, Analog Bits' I/O IP supports a broad range of applications, from consumer electronics to complex server environments. Their expertise in transistor-efficient architecture further boosts signaling capabilities while maintaining compact die areas, making them an ideal choice for next-generation semiconductor development.
Silicon Creations' Bi-Directional LVDS Interfaces are engineered to offer high-speed data transmission with exceptional signal integrity. These interfaces are designed to complement FPGA-to-ASIC conversions and include broad compatibility with industry standards like FPD-Link and Camera-Link. Operating efficiently over processes from 90nm to 12nm, the LVDS interfaces achieve data rates exceeding 3Gbps using advanced phase alignment techniques. A standout feature of this IP is its capability to handle independent LVCMOS input and output functions while maintaining high compatibility with TIA/EIA644A standards. The bi-directional nature allows for seamless data flow in chip-to-chip communications, essential for modern integrated circuits requiring high data throughput. The design is further refined with trimmable on-die termination, enhancing signal integrity during operations. The LVDS interfaces are versatile and highly programmable, meeting bespoke application needs with ease. The interfaces ensure robust error rate performance across varying phase selections, making them ideal for video data applications, controllers, and other high-speed data interfaces where reliability and performance are paramount.
Certus Semiconductor's Analog I/O offerings bring ultra-low capacitance and robust ESD protection to the forefront. These solutions are crafted to handle extreme voltage conditions while securing signal integrity by minimizing impedance mismatches. Key features include integrated ESD and power clamps, support for broad RF frequencies, and the ability to handle signal swings below ground. Ideal for high-speed RF applications, these Analog I/Os provide superior protection and performance, aligning with the most demanding circuit requirements.
Designed for robust data throughput, the InfiniBand DDR Link Layer Core offers enhanced speed and efficiency for data-centric applications. Operating at 250 MHz, it supports bidirectional speeds up to 20 Gbits per second and requires a 5 GHz SerDes for optimal performance. This core is utilized in advanced Xilinx and Altera FPGA platforms and is suitable for a variety of ASIC applications. With support for medium speed grades, it integrates seamlessly into existing systems, providing a reliable backbone for high-performance data transmission applications.
AON1100 is acclaimed as a forefront AI chip specifically for voice and sensor applications. Known for its extraordinary power efficiency, it consumes less than 260μW, excelling in sub-0dB signal-to-noise ratio environments while maintaining 90% accuracy. Designed for constantly operating devices, this chip leverages high-precision processing, facilitating its extensive application in always-on technologies like smart homes and automotive systems.
The YouMIPI solution from Brite Semiconductor provides comprehensive interfaces for MIPI protocols, specifically CSI and DSI solutions. These are crafted to enable seamless image signal processing from camera modules in multimedia applications.<br><br>With a strong emphasis on performance optimization and usability, YouMIPI enhances the integration of visual data, making it a cornerstone in high-definition video recording and streaming devices. The technology is tailored to boost the capabilities of modern digital cameras and display technologies.<br><br>YouMIPI supports efficient transmission speeds and clear signal pathways, ensuring that device manufacturers can achieve high-quality visual outputs without compromising on speed or efficiency.
Oxytronic's iCan System is a modular solution designed for In-Flight Entertainment and Cabin Management Systems in the aviation sector. This comprehensive system integrates various modules for a customized entertainment and control experience for passengers and crew. With its modular design, the iCan System is highly adaptable, allowing airlines to tailor the integration of video, audio, and cabin control functionalities according to specific needs. This flexibility ensures that the system can meet the diverse demands of modern aviation, providing passengers with rich entertainment options while enabling efficient cabin management. The iCan System's robust architecture supports seamless and reliable operation, even under the demanding conditions of commercial flight. Its versatility and high performance make it a standout choice for airlines looking to enhance the passenger experience while maintaining efficient cabin control.
The WiFi6, LTE, and 5G front-end module is a cutting-edge solution for next-generation wireless communications, designed to operate effectively across multiple frequency bands, including 2.4 GHz and 5-7 GHz. This module integrates components such as the LNA (Low Noise Amplifier), PA (Power Amplifier), and RF switch to provide seamless connectivity for modern wireless devices. This front-end module is engineered to support high-speed data transmission and low latency, vital for applications ranging from mobile devices to advanced cellular infrastructure. Its design also emphasizes energy efficiency and clear signal amplification, ensuring robust performance in densely populated radio environments. With compatibility for WiFi6, LTE, and 5G technologies, this module plays a significant role in enhancing mobile and fixed communications. The focus on multi-standard support ensures that devices remain future-proof and efficient, handling increased data demands and improving user experiences in both consumer and industrial applications.
The AON1020 is an AI processing IP within the AONSens Neural Network cores, designed for both voice recognition and additional sensor applications. Its robust capabilities are provided through an AI engine developed in Verilog RTL, suitable for logic synthesis for both ASICs and FPGAs. Notably excelling in noisy environments, it supports applications such as human activity detection with high adaptability and accuracy, making it ideal for use across diverse scenarios.
The ARINC 664 P7 IP Core by iWave Global is at the forefront of aviation network solutions, offering an advanced platform for Ethernet-based communication in aerospace systems. Known for adhering to stringent industry standards, this IP core provides reliable and efficient communication protocols essential for avionics Ethernet networks. It effectively manages high-speed data across network infrastructures, paving the way for streamlined operations within aircraft systems. The core supports features essential for critical networked systems, such as bandwidth allocation, prioritization of data flows, and quality of service mechanisms. Ideal for enhanced networking capabilities in aircraft, the ARINC 664 P7 IP Core ensures data communication integrity, which is essential for the safety-critical operations found in modern aviation environments. This core is crucial for developers aiming to create sophisticated onboard systems that require precise and dependable data exchange mechanisms.
The Domain-Specific RISC-V Cores from Bluespec are engineered to facilitate hardware acceleration in a streamlined and efficient manner. By packaging accelerators as software threads, these cores deliver high concurrency and efficient system performance. The scalability embedded in this technology caters to a range of application needs, enabling systematic hardware acceleration for developers and organizations aiming to optimize RISC-V implementations.
The Capacitive Proximity Switch is engineered to achieve exceptional energy efficiency through its innovative design, allowing for precise touch and proximity detection with minimal power consumption. Its sharp sensitivity and low-power requisites make it a strong candidate for integration into energy-conscious devices that require efficient user interface solutions. With capabilities covering single keys, multi-keyboards, sliders, and proximity checks, this switch is diverse in its usability and applicability. It is particularly advantageous in scenarios requiring rapid response times for wake-up or functional shifts, ensuring seamless user experiences in daily electronic applications. This switch serves a vast array of industries, particularly enhancing products where low operational power is a critical feature. As technology trends move towards streamlined, battery-optimized gadgetry, the Capacitive Proximity Switch stands out as an essential component for future-forward electronic designs.
The ARINC 818-2 IP Core by iWave Global is engineered to support the high-speed video interface standard used in aerospace applications. This IP core signifies a leap in the integration of advanced video transmission protocols with existing avionics architectures. It is tailored for applications that demand highly reliable and efficient video data communications. Focusing on seamless compatibility, the ARINC 818-2 IP Core integrates easily into various platforms, ensuring minimal modifications and reduced time-to-market for development. This core supports high-speed data transfer rates, providing robust solutions for real-time video streaming and data transfer. Ideal for systems requiring precise video data handling, the ARINC 818-2 IP Core guarantees data integrity and synchronization across all transmission stages. Its versatile design allows for broad implementation across military and commercial aviation sectors, where data reliability and transfer efficiency are paramount.
The Flat Panel Display Interface is crucial for modern display technologies, bringing scalability and enhanced performance through advanced LVDS and mini-LVDS compatibility. This IP is designed to manage both the high-speed transmission requirements and the power efficiency necessary in contemporary LED and OLED displays, covering resolutions from basic to ultra-high definition. It seamlessly integrates with other display technologies via MIPI D-PHY and RSDS, ensuring versatile connectivity across varied electronic display projects.
The IMG DXS GPU by Imagination Technologies is renowned for its application in entry-level to premium ADAS and advanced HMI systems within the automotive industry. This GPU architecture offers a balance of performance and power efficiency, incorporating distributed safety mechanisms for enhanced functional safety. The unique 'Safety Pairs' technique significantly reduces silicon area requirements while doubling operational performance. As part of the company's functional safety strategy, it meets the ASIL-B certification standards, ensuring reliability in safety-critical environments.
The Xilinx FPGA Test Patterns by Polybus facilitate extensive testing for Xilinx FPGAs, enhancing the detection of defects and bolstering system reliability. This customizable suite includes over 400 test patterns designed to evaluate both the internal functionality and the extensive interconnects of FPGAs, far surpassing traditional manufacturer tests in coverage. By running these tests in-system, users can ensure the future upgradeability and robustness of their FPGA installations, minimizing the risk associated with field upgrades and handling defects.
To augment their diverse microcontroller IP lineup, Syntill8 provides an array of peripheral interface IP cores designed to integrate seamlessly with their 8051 microcontrollers. The suite includes a Two-Wire Slave Interface (M2WIS) and a Four-Wire Slave Interface (M4WIS), which complement the integral interfaces within the microcontroller cores. Additionally, the UDPMAC core caters to networking needs, providing a robust 1-Gigabit UDP/Ethernet MAC solution. These peripheral integrations enable comprehensive connectivity options for diverse applications.
The Guiliani GUI Framework provides a comprehensive solution for developing intuitive graphical user interfaces in embedded systems. It includes tools and libraries for creating dynamic and effective GUIs that enhance user interaction and experience. The framework supports diverse display resolutions and configurations, ensuring flexibility and adaptability across various device types.
The InfiniBand QDR Link Layer Core is tailored for extreme data environments, operating at up to 500 MHz in ASICs and 250 MHz in FPGAs. It supports multiple data rates, including 1X, 4X, and 8X QDR operation, facilitating versatility in deployment. Suitable for both Xilinx and Altera platforms, the core is integral to systems requiring fast, efficient data handling capabilities. With an embedded PCS Layer, this core also accommodates high-speed SerDes interfaces, crucial for maintaining low-latency and high-throughput data processes in demanding networking systems.
The logiCVC-ML is an advanced display controller that supports resolutions up to 2048x2048, tailored for TFT LCD displays. Optimized for AMD's Zynq 7000 AP SoC and FPGAs, this IP core is equipped with software drivers compatible with Linux, Android, and Windows Embedded Compact 7. This versatility ensures the logiCVC-ML can be implemented across a wide array of applications demanding high-resolution display capabilities. With a strong focus on integrating with existing systems, the logiCVC-ML offers multilayer video capabilities, making it ideal for complex display needs in various industries. Its support extends beyond simple display output, accommodating sophisticated graphics operations that enhance user experiences across diverse platforms. The IP core's efficient use of resources ensures minimal impact on overall system performance, allowing developers to allocate resources to other critical functions. The logiCVC-ML thus represents a blend of high performance and resource efficiency, making it a valuable component in any high-resolution display application.
This 4K (3840x2160) Hi422 Intra-only H.264 video decoder is designed for low latency and high video quality. It is fully synthesizable on the Xilinx Zynq family of FPGAs, making it suitable for applications like medical imaging, broadcast production, and surveillance. The scalability and efficiency of this decoder make it ideal for use in industrial automation and robotics, enabling high-resolution, real-time video processing.
The pPOR01 is a robust power-on reset circuit designed for reliable initialization of digital systems. Engineered to handle various power-up scenarios, this circuit ensures that digital devices start in a known state despite possible fluctuations during power application. The pPOR01 is characterized by its low power consumption and compact design, which facilitates easy integration into diverse digital platforms. It provides an essential reset mechanism critical for stable system performance across an array of technology nodes.
The EMI Flex Filters are designed to tackle electromagnetic interference challenges, essential for providing interference-free data transmission in critical applications. These filters meet stringent military and aerospace requirements, boasting superior EMI attenuation and minimal signal loss. Their design accommodates high-frequency compatibility, filtering up to 50 GHz, making them suitable for applications such as 5G and radar systems. Additionally, EMI Flex Filters are customizable, ensuring tailored solutions for various devices across multiple sectors, including military, aerospace, telecommunications, and medical devices. What sets these filters apart is their ultra-thin, flexible form factor, which can conform to complex surfaces and fit into tight enclosures. They ensure long-term reliability by resisting harsh conditions, thus promising consistent performance over time. The advanced filtering technology also means these devices are essential for secure communications in demanding environments. The highly efficient performance of EMI Flex Filters is supported by Mobix Labs' industry-leading expertise in signal integrity solutions. They are trusted by top defense and tech companies for military-grade performance, capable of meeting demanding standards while providing advanced technology in compact designs. Custom engineering support is also available to create tailored filters addressing specific needs.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!