The pPLL08 Family represents Perceptia's suite of all-digital RF frequency synthesizer PLLs designed for high-frequency applications, such as 5G and WiFi. With frequencies reaching up to 8GHz and jitter below 300fs RMS, this PLL family is ideal for both RF LO clocks and the clocking of ADCs/DACs in rigorous RF environments. Featuring a compact architecture, these PLLs are built with a LC tank DCO to meet stringent performance specifications. Flexibility is a hallmark of this IP; it allows for seamless integration across various SoC designs, supported by robust performance across multiple foundry process nodes from 5nm to 40nm.
