The JPEG FPGA core from A2e Technologies is a high-speed solution designed for still image and video compression applications. It delivers exceptional performance, capable of compressing 140 million pixels per second for 4-2-0 and 4-2-2 image formats on Xilinx Spartan 6 FPGAs. This core is distinguished by its compact size, needing under 500 slices in a Xilinx Spartan 6 FPGA. It supports true grayscale mode and includes easy-to-interface FIFO interfaces for both input and output. Notably, the core's low power consumption stems from its efficient design.
A2e's JPEG core stands out due to its compliance with the ISO/IEC 10918-1 JPEG standards and offers high-speed DCT core options. It features a fixed entropy table, with sixteen programmable quantization tables, supporting a wide array of JPEG formats. The core handles any image size up to 16K by 16K with varying processing rates: one clock per pixel for grayscale, 1.5 clocks per pixel for YUV 4:2:0, and two clocks per pixel for YUV 4:2:2.
This core is highly customizable and is available with AXI-Stream and Generic Interface bus versions. Deliverables include FPGA-specific netlists, a bit-accurate C model, and a complete HDL testbench with test images. A2e Technologies provides comprehensive support and licensing options to facilitate seamless integration and deployment of the core.
