The D68HC11E is a synthesizable SOFT Microcontroller IP Core, fully compatible with the Motorola 68HC11E industry standard. It can be used as a direct replacement for: 68HC11E Microcontrollers and older 68HC11E versions: 68HC11A and 68HC11D In a standard configuration of the core, major peripheral functions are integrated on-chip. An asynchronous serial communications interface (SCI) and separate synchronous serial peripheral interface (SPI) are included. The main 16-bit, free-running timer system contains input capture and output- compare lines and a real-time interrupt function. An 8-bit pulse accumulator subsystem can count external events or measure external periods. Self-monitoring and on-chip circuitry is included to protect the D68HC11E against system errors. The Computer Operating Properly (COP) watchdog system protects against software failures. An illegal opcode detection circuit provides a non-maskable interrupt if an illegal opcode is detected. Two software-controlled power- saving modes – WAIT and STOP are available to preserve additional power. These modes make the D68HC11E IP Core especially attractive for automotive and battery-driven applications. The D68HC11E Microcontroller Core can be equipped with an ADC Controller, which allows using an external ADC Controller with standard ADC software. The ADC Controller makes external ADCs visible as internal ADCs in original 68HC11E Microcontrollers. The D68HC11E is fully customizable – it is delivered in the exact configuration to meet your requirements. There is no need to pay extra for unused features and wasted silicon. The D68HC11E comes with a fully automated test bench and a complete set of tests, allowing easy package validation at each stage of the SoC design flow. Each DCD’s D68HC11E Core has built-in support for DCD’s Hardware Debug System called DoCD™. It is a real-time hardware debugger that provides debugging capability of a whole System-on-Chip (SoC). Unlike other on-chip debuggers, the DoCD™ allows non-intrusive debugging of a running application. It can halt, run, step into or skip an instruction, and read/write any contents of the microcontroller, including all registers, and SFRs, including user-defined peripherals, data, and program memories. All DCD’s IP cores are technology agnostic, ensuring 100% compatibility with all FPGA and ASIC vendors.
