The CCSDS 231.0 Encoder and Decoder IP cores support LDPC coding schemes specific to the CCSDS standards, optimized for telecommand applications. Incorporating error correction capabilities, these IP cores handle different coded block sizes and rates essential for high-performance forward error correction. Broadly applicable beyond telecommand uses, their versatility is augmented by options for both ASIC and FPGA implementations.