All IPs > Multimedia > H.264
In today's digital age, the demand for high-quality video streaming and broadcasting is ever-growing. H.264 semiconductor IPs provide a robust foundation for efficiently compressing and decompressing video data, enabling seamless and high-performance multimedia applications. As a widely-adopted video coding standard, H.264 is integral in the delivery of clear, crisp images while minimizing bandwidth usage and storage requirements.
The H.264 standard is known for its high compression efficiency, allowing developers to create video solutions that deliver superior image quality without significant resource expenditure. This is particularly crucial for applications such as video conferencing, digital TV broadcasting, and online video streaming services. H.264 semiconductor IPs are designed to be flexible and reliable, supporting a broad range of devices from mobile gadgets to high-end broadcasting systems.
Products in the H.264 semiconductor IP category include a variety of encoders and decoders, optimized for different performance levels and integration requirements. These IPs are essential components for companies looking to enhance their multimedia offerings while ensuring interoperability with existing systems. Whether you are developing software for video editing applications or hardware for digital media broadcasting, H.264 IPs offer scalable solutions that meet diverse technical demands.
With advancements in video technology, the importance of efficient semiconductor IPs like H.264 continues to rise. By integrating these IPs into your products, you can tap into the potential of high-definition video experiences, ensuring that your users enjoy smooth, buffer-free streaming and playback. Explore our range of H.264 semiconductor IPs to find the right fit for your multimedia projects, enabling your technology to reach its full potential in today's competitive digital landscape.
Allegro DVT’s HEVC/H.265 Encoder is designed for those requiring efficient video encoding solutions that deliver high-quality video streams. This encoder supports high dynamic range content and scales to support up to 8K resolution, making it particularly suitable for cutting-edge applications seeking superior video quality and compression efficiency. The encoder integrates seamlessly into various systems, thanks to its flexible architecture which allows for customization based on user requirements. It captures extensive detail in the video while maintaining exceptional compression ratios, thereby reducing bandwidth usage without sacrificing image integrity. Emphasizing both performance and power efficiency, the encoder is tailored for use in environments where these factors are paramount, such as broadcasting, surveillance, and media streaming solutions. With its support for an array of advanced video processing functions, the HEVC/H.265 Encoder is a preferred choice for industries pushing the boundaries of video technology.
Arasan's MIPI DSI-2 Transmitter IP is an advanced solution catering to high-definition display technologies. Built to conform to the latest MIPI standards, this IP ensures vigilant data transmission from processors to display panels, a necessity in the evolving domains of automotive electronics, smart devices, and high-end consumer electronics. The DSI-2 Transmitter stands out for its support of ultra-high-definition display protocols, which are pivotal in applications demanding crisp, vivid visuals. This transmitter IP is designed with adaptability in mind, allowing for customization that meets specific display requirements. By incorporating power-saving features, it ensures optimal performance without compromising on energy efficiency, a critical consideration for battery-powered devices. It is also scalable, accommodating future advancements in display technology seamlessly. Designed to maintain data fidelity and minimal latency, the DSI-2 Transmitter reliably facilitates the delivery of high-bandwidth video and image data across other media. Its robust design guarantees effective performance across applications, setting the stage for next-generation visual experiences.
The DSC Encoder from Trilinear Technologies sets the standard for real-time video compression within digital display and broadcast technologies. Supporting VESA’s Display Stream Compression criteria, this encoder facilitates the efficient compression of high-definition video streams, which is critical for reducing bandwidth usage while maintaining video quality across transmission channels in advanced video systems. Trilinear’s encoder is ideal for numerous applications, ranging from consumer electronics to professional AV systems, where ensuring high-quality video output is paramount. Its robust functionality enables it to handle streams with precision and maintain visual integrity, making it essential for systems that require high-efficiency video compression such as gaming consoles, digital TV, and mobile devices. The DSC Encoder offers a high degree of configurability, providing developers with the flexibility to adapt it to various system requirements. It is equipped with industry-standard interfaces, allowing straightforward integration into existing infrastructure, ensuring compatibility and operational efficiency across different platforms. This versatility makes it well-suited for use in SoC designs and FPGA implementations, broadening its applicability across various technological landscapes. Featuring comprehensive software support and detailed user documentation, Trilinear’s DSC Encoder simplifies the integration process into complex systems, ensuring that developers can tap into its full range of capabilities with ease. Its real-time processing power and optimized energy consumption profile make it a reliable choice for cutting-edge digital video applications, reflecting Trilinear’s commitment to advancing multimedia technology.
Ocean Logic has developed an advanced H.264 Baseline Encoder that uses Compressed Frame Store (CFS) technology, offering significant innovations in video encoding. This encoder is particularly noted for its compatibility with existing H.264 decoders and its ability to compress reference frames by a ratio of 8 to 16:1. This compression efficiency effectively reduces the necessity for external DRAM and lessens power demands, a substantial benefit in integrated systems where space and energy are constrained. The proprietary CFS technology is capable of embedding within the chip, enhancing the power and bandwidth advantages of the H.264 encoder. Its high compression capabilities make it particularly suitable for System on Chip (SoC) designs, enabling efficient H.264 encoding of 1080p video at 30 frames per second with both I and P frames, without relying on external memory resources. This self-contained system significantly enhances power efficiency and reliability, making it an optimal solution for devices requiring high-quality video processing without the added burden of separate DRAM chips. Engineers and system designers benefit from the IP's robustness, facilitated by its broad patent protection across key global markets. The IP not only heralds advancements in efficiency but also presents opportunities for integrating superior video encoding capabilities into a variety of applications, from communication devices to distributed video systems.
The DSC Decoder by Trilinear Technologies delivers high-performance video compression capabilities for applications demanding real-time display stream processing. Encapsulated in robust silicon-proven IP, the decoder supports Display Stream Compression (DSC) standards, allowing for efficient compression and decompression of high-definition video streams. This ensures seamless video quality while optimizing the use of data transmission channels and saving bandwidth. A vital component of modern multimedia systems, the DSC Decoder is particularly valuable in industries where image quality and transmission efficiency are critical, such as in broadcasting, telecommunications, and advanced surveillance systems. By implementing industry-standard interfaces for configuration and operation, the decoder achieves smooth interoperability with a wide range of host systems and devices, simplifying its integration into existing digital infrastructures. Trilinear Technologies' DSC Decoder is optimized for low power consumption without sacrificing performance. This focus on energy efficiency makes it ideal for portable and battery-powered devices that demand prolonged operational times without frequent recharging. Its real-time decoding capability ensures that even high-definition streams up to 16K can be managed effectively, providing high-detail video output in a variety of formats and resolutions. The integration of the DSC Decoder is facilitated by detailed support documentation and software stacks that make it easier for developers to incorporate the IP into systems with varied architectural foundations. Whether deployed in consumer electronics or professional AV installations, this decoder ensures high-quality video output with reduced latency, meeting the demands of modern digital workflows and multimedia needs.
The QOI Lossless Image Compression Encoder and Decoder from Ocean Logic represents a breakthrough in image compression technology. It boasts a highly efficient implementation of the QOI algorithm, engineered for both high and low-end FPGA devices. This IP core can achieve processing speeds of up to approximately 800 megapixels per second, even in lower-powered configurations like 4K at 30 frames per second. Its design optimizes processing efficiency while maintaining minimal resource usage, making it an excellent choice for applications requiring high-speed image processing with limited power availability. At the heart of the IP is its ability to handle substantial amounts of data swiftly, without significant energy expenditure, which is crucial for embedding in power-sensitive devices. The compression enables versatile application in diverse sectors, from consumer electronics to advanced computing environments where high throughput and rapid data handling are paramount. For developers and engineers, the QOI Lossless Compression IP offers an accessible and reliable means to incorporate state-of-the-art lossless image compression into their products, enhancing their ability to handle image data efficiently while ensuring fidelity and performance remain uncompromised.
The Camera ISP Core is designed to optimize image signal processing by integrating sophisticated algorithms that produce sharp, high-resolution images while requiring minimal logic. Compatible with RGB Bayer and monochrome image sensors, this core handles inputs from 8 to 14 bits and supports resolutions from 256x256 up to 8192x8192 pixels. Its multi-pixel processing capabilities per clock cycle allow it to achieve performance metrics like 4Kp60 and 4Kp120 on FPGA devices. It uses AXI4-Lite and AXI4-Stream interfaces to streamline defect correction, lens shading correction, and high-quality demosaicing processes. Advanced noise reduction features, both 2D and 3D, are incorporated to handle different lighting conditions effectively. The core also includes sophisticated color and gamma corrections, with HDR processing for combining multiple exposure images to improve dynamic range. Capabilities such as auto focus and saturation, contrast, and brightness control are further enhanced by automatic white balance and exposure adjustments based on RGB histograms and window analyses. Beyond its core features, the Camera ISP Core is available with several configurations including the HDR, Pro, and AI variations, supporting different performance requirements and FPGA platforms. The versatility of the core makes it suitable for a range of applications where high-quality real-time image processing is essential.
The JPEG Encoder is a highly efficient IP solution crafted for superior image compression, leveraging in-house developed technologies to provide high-quality image processing capabilities. This encoder supports up to 12 bits, offering two main variants that cater to different performance needs. The L1 variant focuses on monochrome or YUV420 multiplexed pipeline encoding with a pixel clock capacity of up to 150 MHz, whereas the L2 variant allows dual pipe encoding for high-quality YUV422 with pixel clock capabilities of up to 100 MHz. Ideal for machine vision applications, this encoder IP delivers reliable and streamlined video streaming functionalities, particularly across FPGA platforms. Its design ensures robust streaming performance, supporting formats like RFC2435 standard MJPEG for networking applications. A notable feature of this encoder is its compatibility with UDP/Ethernet streaming, making it perfectly suited for applications in surveillance and broadcasting, where real-time video data transmission is critical. Moreover, the JPEG Encoder is specifically engineered to minimize power consumption through its clock synchronous, distributed operation mechanism. By doing so, it addresses the stringent power requirements of modern embedded systems, ensuring efficient operation in a compact footprint. This product, available in both open-source and proprietary forms, underscores section5's commitment to delivering scalable, high-quality video processing IP.
The DVB-S2-LDPC-BCH core is Wasiela's robust solution for digital video broadcasting, particularly geared towards satellite applications. It implements a sophisticated forward error correction system combining LDPC and BCH codes, enabling operations close to the theoretical limits of error-free communication. The system features an irregular parity check matrix and utilizes a layered decoding process accompanied by the minimum sum algorithm for soft decision decoding. The BCH aspect operates on specified finite fields, capable of correcting multiple error variations, making this core highly reliable for broadcasting environments.
Packetcraft provides a comprehensive Bluetooth LE Audio solution that includes a host, controller, and LC3 audio codec, all finely tuned and integrated for a seamless migration to Bluetooth Low Energy Audio. This solution supports Auracast broadcast audio and True Wireless Stereo (TWS) functionality. It is pre-ported to various popular chipsets, offering flexible options for companies looking to integrate advanced Bluetooth audio features into their products. Packetcraft ensures that this offering is production-ready, with an emphasis on customization and differentiation for product companies that seek cutting-edge Bluetooth audio capabilities.
The ISDB-T 1-Segment Tuner is developed for digital broadcasting systems, specifically targeting mobile and handheld devices. Engineered to receive Integrated Services Digital Broadcasting - Terrestrial (ISDB-T) signals, it enables seamless digital TV reception with clear audio and video quality even while on the move. This tuner is tailored for environments with fluctuating signal strengths, ensuring consistent performance in urban landscapes where such variability is common. Its integration into mobile devices provides a compact solution, maintaining high performance while contributing minimal impact on power consumption, making it ideal for use in devices like smartphones and tablets. With its emphasis on design efficiency, the tuner reduces overall system complexity and cost by minimizing the external components required. As digital broadcasting technology continues to evolve, this ISDB-T tuner remains versatile, supporting various applications within the digital TV ecosystem and beyond.
TMC's JPEG XS Encoder/Decoder is crafted for high-efficiency image processing, ensuring visually lossless image quality that aligns perfectly with global 5G advancements. The IP boasts ultralow latency compression, thereby supporting high-quality real-time video transmission essential for large displays and demanding applications. It is also adaptable for various formats, making it a versatile choice in both cinematic and broadcast environments. This encoder/decoder features cutting-edge technology that relies on the strengths of mezzanine compression. Users can expect seamless integration into multiple platforms, ensuring compatibility and high performance across different use cases. Its design is implemented to maintain service quality while managing the data flow efficiently. Offering support for FPGA and other advanced processing platforms, TMC's solution not only accommodates the rising data transmission needs but also ensures that image fidelity is uncompromised. Its development is firmly rooted in addressing the modern industry's demand for efficiency and excellence.
The JH7100 platform is a sophisticated vision processing solution integrating dual-core U74 processors that share a 2MB L2 cache with operational frequencies up to 1.2GHz, featuring Linux OS support. The in-house developed ISP by StarFive is adaptable with mainstream camera sensors, and its built-in image and video processing subsystem supports H264/H265/JPEG encoding. It integrates high-efficiency, low-power vision DSP and neural network engines to deliver exceptional AI and media performance for real-time processing needs, making it suitable for a variety of edge-focused visual applications.
The Turbo Encoder and Decoder cores by Creonic are engineered to deliver high efficiency in error correction, catering to standards like DVB-RCS2 and 4G LTE. These cores are vital in systems where low latency and high throughput are crucial, such as mobile communications and satellite transponders. Turbo coding technology is renowned for its capacity to approach the Shannon limit, offering near-optimal performance. Creonic's Turbo solutions are meticulously designed to support a wide gamut of applications from space communications to terrestrial wireless networks. Their enhanced algorithms allow for simplified integration and operational efficiency, drastically reducing the error rate in data transmission. The cores are particularly beneficial in environments that encounter significant noise and interference. By using these Turbo Cores, businesses can optimize their communication systems, thereby minimizing the engineering challenges related to complex transmission environments. These products are a testament to Creonic’s expertise in providing robust, versatile solutions that can be tailored to meet very specific customer needs.
The H.265 HEVC Decoder System is an advanced, standalone FPGA solution built for ultra-low latency decoding of the H.265 standard. It is ideal for high-end broadcast and consumer applications, offering durable performance with superior error concealment. Engineered for adaptability, this system is available either as an IP core or in a custom design, fully compliant with ITU-T H.265, covering profiles up to 4k at 60 fps. Users can integrate this decoder into broader systems via a simple API, ensuring its easy assimilation into varied platforms requiring high-quality video processing. Targeted at Intel FPGA technologies, this system proves essential for diverse fields including broadcast, medical imaging, and consumer applications. It supports multiple configurations, with varying chroma and precision options, ensuring exceptional performance tailored to specific scenarios. Its architecture allows for seamless deployment, boosting system capabilities through robust and reliable video decoding.
The HEVC Decoder from VYUsync Design Solutions is a top-tier video decoder built for high performance. It complies with HEVC/H.265 standards, providing up to Main 12 422 Profile compatibility. The HEVC Decoder is specially designed for deployment on a wide variety of target FPGAs. Its capability to handle complex video data efficiently makes it ideal for high-definition video streaming applications, ensuring seamless video playback and advanced video processing. This decoder is flexible, scalable, and tailored to meet the rigorous demands of modern video applications, whether they're for broadcasting, professional video recording, or any high-demand video processing role. Focused on maintaining superior color fidelity, the HEVC Decoder supports the 4:4:4 color format, accommodating larger bit depths to ensure refined and nuanced color reproduction. This makes it exceptionally suited for applications in fields that demand high visual fidelity such as professional film production and medical imaging. The decoder’s design assures low latency, enhancing the responsiveness and effectiveness of visual data transmission, which is particularly critical when real-time processing is necessary. The HEVC Decoder is an invaluable component in mission-critical environments. Its robust performance ensures that it can reliably transport and decode video streams even in high-pressure situations. This decoder is also an asset for companies looking to enhance their current video processing capabilities, offering a highly efficient, field-proven IP that can be integrated seamlessly into existing systems.
Video Codec Standard AV1: Main profile @ L5.1 HEVC: Main/Main10 profile, Main/Main 10 Still Picture profile @ L5.1 High tier AVC: Baseline/Constrained Baseline/Main/High/High 10 profile @ L5.2 (Interlaced coding tools are not supported) Performance 4K60fps@500MHz Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture encoding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer * Optional AXI can be used to alleviate bandwidth usage
Video Codec Standard HEVC/H.265: Main profile @ L5.1 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High profile @ L5.2 Performance 4K60fps@500MHz Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
An upgraded variant, the JH7110 platform uses a high-performance RISC-V SoC, improving upon the base of the JH7100. It provides enhanced processing power with a boost to a quad-core RISC-V processor running at 1.5GHz. Adopting a more comprehensive set of high-speed interfaces and including an integrated GPU, JH7110 strengthens the media processing capabilities extensively. Designed for cloud computing, industry control, NAS, and HMI, this platform effectively addresses modern needs for extensive data processing and real-time functionalities across various demanding applications.
HEVC/H.265 Main/Main10/ Main Still Picture Profile @L5.2 AVC/H.264 BP/CBP/MP/HP/HP10 @L5.2 Capable of encoding up to 8K ((8192x4096) A 32-bit AMBA3 APB bus for host CPU system control 128-bit AMBA3 AXI for data transfer (Optionally, additional secondary AXI) Latency tolerance Low power consumption Programmability Configurable IP Multi-instances Frame buffer compression (CFrame) Rotation & Mirroring Bit-depth & chroma sub-sample conversion Background detection 3DNR Lambda table QP Map Custom mode decision, etc.
The AVC Decoder from VYUsync is engineered to provide top-level decoding performance in compliance with AVC (H.264) standards. Supporting up to 4:2:2 color formats and 10-bit pixel depth, this decoder is tailored for full HD video processing environments. It supports resolutions up to 1920x1080p60, making it highly efficient for applications demanding high-quality video rendition. The development of this decoder places a strong emphasis on flexibility and scalability. It is constructed to work seamlessly with a wide array of performance points and is adaptable to numerous video applications. Whether used in broadcasting workflows or in professional video gear, its design ensures efficient handling of high-resolution video data, affording users superior clarity and color precision. Beyond these applications, the AVC Decoder is particularly valuable in environments that require critical video transport solutions, such as remote surveillance systems. Its low-latency capabilities ensure swift transmission and processing of video streams, which is vital for maintaining situational awareness in aerospace, defense, and live streaming contexts.
HEVC/H.265 - Main/Main10 Profile @L5.1 AVC/H.264 - BP/CBP/MP/HP/HP10 Profile @ L5.2 Capable of decoding up to 4K60fps (8192x4096) A 32-bit APB bus and 128-bit AMBA3 AXI buses (w/ additional secondary AXI) Burst Write Back Map converter Low delay Low power consumption Configurable IP Latency tolerance Programmability Multi-instances Frame buffer compression (CFrame) Secondary AXI interfaces Downscaler (on-the-fly mode)
The J1 core cell is a remarkably small and efficient audio decoder that manages Dolby Digital, AC-3, and MPEG audio decompression. With a design that occupies only 1.0 sqmm of silicon area using 0.18u CMOS technology, it delivers a robust solution for decoding 5.1 channel dolby bitstreams and supports data rates up to 640kb/s. The J1 produces high-quality stereo outputs, both normal and Pro-Logic compatible, from Dolby Digital and MPEG-encoded audio, ideal for set-top boxes and DVD applications.
The AVC/H.264 Decoder by Allegro DVT is tailored for high-efficiency video decoding, capable of handling a wide array of video streams with precision. This decoder is engineered for versatile applications, supporting high-definition video content with minimal latency. It is particularly beneficial for applications requiring robust compression solutions without compromising on video quality. Designed to accommodate modern and legacy video formats, the solution efficiently manages high-resolution streams, enabling seamless playback and interaction. The decoder's architecture focuses on optimizing memory usage and power efficiency, ensuring that it meets the demanding requirements of today's multimedia applications. Ideal for integration into various systems, the AVC/H.264 Decoder provides the flexibility and scalability needed to support next-generation video applications. Its compatibility with extensive video standards makes it a valuable asset for developers looking to enhance their video processing capabilities.
StreamDSP's MIPI Video Processing Pipeline is crafted for seamless integration into advanced embedded systems, offering a turnkey solution for video handling and processing. It supports the MIPI CSI-2 and DSI-2 standards, allowing it to process various video formats and resolutions efficiently, including ultra-high-definition video. The architecture is designed to work with or without frame buffering, depending on latency needs, enabling system designers to tailor performance to specific application requirements. This flexibility ensures that StreamDSP's video pipeline can handle the demands of cutting-edge video applications like real-time video analysis and broadcast video streaming, while maintaining optimal resource usage.
Video Codec Standard HEVC/H.265: Main profile @ L5.1 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High profile @ L5.2 Performance 4K60fps@500MHz with a single-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
Video Codec Standard AV1: Main profile @ L5.1 Main tier 50Mbps HEVC/H.265: Main/Main 10 profile @ L5.1 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High/High10 profile @ L5.2 (Interlaced coding tools are not supported.) VP9 (Decoder only): Profile 0 and Profile 2 (12-bit not supported) Performance 4K60fps@500MHz with a single-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
Video Codec Standard AV1: Main/High profile @ L6 Main tier 50Mbps Professional profile except 12-bit @ L6 Main tier 50Mbps Mono/YUV420/YUV422/YUV444 8-/10-bit HEVC/H.265: Main/Main 10/Main 4:2:2 10 profile @ L6 High tier Main 4:4:4/Main 4:4:4 10 profile @ L6 High tier (Only support 4:2:0 coding tools, high precision weighted prediction, and chroma QP offset list) AVC/H.264: Baseline/Constrained Baseline/Main/High/High10 profile @ L6 High 10 Intra/High 4:2:2/High 4:2:2 Intra profile with frame_mbs_only_flag = 1 @ L6 High 4:4:4 Predictive/High 4:4:4 Intra/CAVLC 4:4:4 Intra profile @ L6 with: frame_mbs_only_flag = 1 bit_depth_luma ≤ 10 bit_depth_chroma ≤ 10 frame_mbs_only_flag = 1 and qpprime_y_zero_transform_bypass_flag = 0 VP9 (Decoder only): Profile 0 and Profile 2 (12-bit not supported), YUV420 8/10-bit Performance 4K120fps@500MHz with a dual-core 4K240fps@1GHz or 8K60fps@1GHz with a dual-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Rotate/Mirror Down-scaler Crop Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (optional AXI can be used to alleviate bandwidth usage.)
With the rising demands in gaming and streaming, BLUEDOT's AV1 Video Encoder stands out by providing high-performance encoding solutions tailored for cloud gaming and e-sports streaming. This AV1 encoder is designed for low-latency environments, ensuring that high-resolution gaming content is delivered seamlessly without quality loss. Developed using advanced semiconductor design technology, it offers a cloud-based solution that is both effective and economical, addressing the bandwidth challenges faced by service platforms.
The MPEG-H Audio System revolutionizes audio experience by offering immersive sound capabilities tailored for TV and virtual reality environments. This next-level audio system allows for an interactive and personalized listening experience, enabling users to adjust audio settings such as dialogue level, enabling a more tailored and enriched auditory experience. Supporting advanced audio features, it delivers a three-dimensional sound experience by utilizing object-based audio technologies. MPEG-H Audio is designed to adapt to various broadcasting standards worldwide, making it a versatile solution for broadcasters aiming to enhance their listener's engagement. It provides a seamless mixing of different audio objects, allowing the audio scene to be dynamically recreated according to user preference and environmental settings. Additionally, MPEG-H Audio has been adopted as a mandatory audio system for certain regions’ next-gen TV technology. This indicates its significant role in future-proofing broadcast environments and enhancing audio output quality. The MPEG-H Audio System stands out as a compelling solution for broadcasters, technology developers, and AV enthusiasts seeking to enhance audio quality and user experience across media platforms.
Wasiela's Bit Chains technology introduces flexible configuration options for digital communication systems, focusing on supporting a diverse range of modulation and bandwidth setups. With capabilities to handle various LTE and DVB-T2 configurations, the Bit Chains cores accommodate diverse operational environments by enabling flexibility in the choice of modulation schemes and bandwidths. This adaptability ensures optimal performance across different standards, making it a crucial element in state-of-the-art communication technologies.
The 4K Video Scaler is a studio-quality video processing core aimed at UHD and 4K digital applications. It supports pixel rates up to 600 MHz, allowing for efficient and smooth video scaling with zero need for external memory buffers. Through a simple input-output interface compatible with the AXI4-stream protocol, it integrates seamlessly with mid-range FPGA and SoC devices. Ideal for professional video environments, this scaler facilitates dynamic scaling tasks while maintaining impeccable image quality across a variety of displays.
The Atria Logic AL-H264D-HW decoder core is designed to decode video in H.264 (AVC) Baseline Profile for low power and low latency demands. It caters to applications in industrial automation, medial imaging, and portable consumer electronics requiring energy-efficient performance without sacrificing video quality. The decoder is optimized for baselines up to Level 4.1 (1080p30) and supports various error resilience features. Industrial usages include UAV remote control and digital signage, while in the medical arena, it empowers surgical procedures involving remote diagnostic video feeds. The decoder has a robust architecture allowing it to process video under erratic network conditions, thanks to its support for Flexible Macroblock Ordering (FMO), among other standards, ensuring consistent quality. Implementable in either FPGA or ASIC, the decoder delivers minimal power utilization through clever design techniques. It incorporates mechanisms for low clock speeds while offering multi-stream scalability, making it adaptable to various processing demands and power limitations.
The AL-H264D-4KI422-HW decoder is designed for high-resolution medical imaging, broadcast, enterprise, and industrial applications. It emphasizes minimal latency and high video quality, leveraging the H.264 High-422 profile at Level 5.1 for intra-coded frames. This advanced solution is particularly valuable for applications requiring rigorous color accuracy and sharpness, such as micro-surgery video processing and film production broadcasts. Featuring support for 10-bit YUV 4:2:2 video, the decoder maintains significant detail without introducing banding artifacts, making it ideal for precise medical imaging needs. It implements a macroblock-line level pipelined architecture that offers latency as low as 0.3 milliseconds. This architecture, when paired with the Atria Logic AL-H264E-4KI422-HW encoder, achieves a remarkable glass-to-glass latency of approximately 0.6 milliseconds, ideal for live video applications. The decoder is efficiently integrated into a Xilinx Zynq-7000 XC7Z045 SoC, utilizing just 38% of logic resources, and is equipped with GB Ethernet MAC for IP-based streaming capability. Such features make the decoder versatile for both FPGA or ASIC implementations, supporting various use cases from medical fields to industrial manufacturing environments with exceptional performance and scalability.
The v-MP6000UDX Visual Processing Unit from videantis is an advanced processor that suits a wide array of AI and embedded applications needing deep learning and computer vision. This universal architecture is designed to handle not just computationally heavy deep learning processes but also video coding, signal, and image processing tasks all within a single unified framework. The platform is tailored for minimizing power consumption while maximizing performance, making it ideal for automotive, gaming, surveillance, and beyond. With versatility at its core, the v-MP6000UDX efficiently runs embedded tasks with seemingly unmatched performance and flexibility. Its architecture allows seamless updates and scaling, which is a game changer for evolving markets that require AI and high-performance computation. It's engineered to support multiple neural network models such as ResNet and MobileNet, alongside customized networks, making integration with the latest AI frameworks like TensorFlow or PyTorch effortless. Moreover, it's crafted with a unique memory architecture to enhance bandwidth while keeping energy use low. This processor's expansive codec library and accelerated video coding support various media standards ideal for modern high-resolution video applications. All these features are manageable through a single software development suite, further simplifying the complexities of advanced AI and high-bandwidth multimedia applications.
Video Codec Standard HEVC: Main/Main Still Picture profile @ L5.1 High tier AVC: Baseline/Constrained Baseline/Main/High profiles @ L5.2 Performance 4K60fps@500MHz Max resolution: 8192 x 4096 Min resolution: 256 x 128 Bit depth: 8-bit Features Multi-instances Frame-buffer compression (CFrame) In-loop filter Rotation & Mirroring Bit depth & chroma sample format conversion Lossless coding Background coding Down-scaler (On-the-fly mode) MapConverter 3DNR, etc. Interface 32-bit AMBA3 APB bus 128-bit AMBA3 AXI buses Primary AXI interface and an optional secondary AXI interface
The H264-D-BP core by CAST is a decoder optimized for the AVC/H.264 Baseline Profile. Known for its efficient operation and low power usage, this core is perfect for devices engaged in video decoding tasks where energy efficiency is a priority. Its compact design supports straightforward integration into a wide range of systems, from mobile devices to digital video broadcast units, offering reliable and smooth video playback functionality.
The AL-H264E-4KI422-HW is an advanced H.264 UHD Hi422 Intra encoder optimized for low-latency and high-quality video applications. Targeted at fields requiring high precision like medical imaging and live broadcasting, this encoder supports the High-422 profile with 10-bit color depth, ensuring that visual details remain intact without color banding. Designed to work seamlessly with Atria Logic's AL-H264D-4KI422-HW decoder, it ensures an end-to-end low-latency transmission setup, which is crucial for real-time broadcasting and interactive applications such as robotic surgery assistance. The encoder's intuitive architecture achieves sub-frame latency, making it suitable for environments where time synchronization is critical. Implemented on a Xilinx Zynq-7000 series SoC, this encoder leverages FPGA resources efficiently, maintaining high video quality suitable for broadcasting over HDBaseT or through computer-connected displays. It not only supports variable and constant bit rate encoding but also integrates an Ethernet MAC for streamlined IP streaming. By offering comprehensive support for UHD encoding with high flexibility, the encoder fits diverse applications, including industrial machinery monitoring and dynamic broadcasting environments.
The logiJPGD provides baseline-compliant JPEG decoding, capable of processing multiple high-definition video inputs concurrently. This IP core is tailored for video over IP applications, facilitating robust image decompression in real-time applications. It's particularly useful for systems needing to handle several HD streams, ensuring high efficiency and reliability.
The Atria Logic AL-AVPLR-IPC player is a low power, file-based AV decoder targeting industrial and consumer electronics applications. It features a compact design suitable for energy-efficient environments, such as digital signage and infotainment systems in transportation and hospitality industries. The player combines an H.264 Baseline Profile HD decoder and an AAC-LC stereo decoder, with a versatile interface that supports essential playback controls. Constructed on a Xilinx Zynq 7010 FPGA platform, the player comprises ARM Cortex-A9 cores and Neon DSP engines, leveraging these processors for its operations while leaving FPGA gates available for additional developments. This low power implementation aligns with cost-sensitive applications, offering an adaptable solution to diverse AV content needs in dynamic environments. The AV Player's Linux-based operation and compatibility with the GStreamer framework make it flexible and readily customizable. Whether enhancing digital media presentations in public spaces or functioning within automotive infotainment systems, this player offers a complete solution that balances power efficiency with performance robustness.
Video Codec Standard AV1: Main Profile @ L5.1 Performance 4K60fps@500MHz Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit-depth and YUV format conversion of the source picture Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer * Optional AXI can be used to alleviate bandwidth usage
The TM7606/7 Series FHD Low Latency IP Transmission System is poised for providing efficient full HD video transmission with minimal latency, serving the needs of modern broadcasting and media transmission tasks. This system supports dual-channel video feeds, enhancing both versatility and functionality for professionals in the field. Incorporating advanced visibility enhancement and Secure Reliable Transport (SRT) functions, this system ensures that high-resolution video streams are transmitted with consistency and reliability. It's particularly suited for scenarios demanding robust data transmission solutions, such as live sports or event coverage, where real-time video delivery is essential. Compact and integrated for easy deployment, the TM7606/7 series aligns with the demands of today's dynamic broadcasting environment, ensuring users benefit from a seamless streaming experience with reduced latency and heightened clarity.
Brief specification HEVC/H.265 Main/Main10 Profile @L5.1 AV1 Main Profile @ L5.1 VP9 Profile 0/ Profile 2 @L5.1 AVC/H.264 BP/CBP/MP/HP/HP10 Profile @ L5.2 AVS2 Main/Main10 Profile @L8.0.60 Main performance 4K(3840x2160) 60fps @ 450MHz Max. resolution: 8192x4096 System I/F A 32-bit APB bus and 128-bit AMBA3 AXI buses (w/additional Secondary AXI) Burst Write Back (BWB) Features Frame buffer compression (CFrame) Embedded Post-processing (w/Down-scaler) Low delay Low power consumption Latency tolerance
Video Codec Standard AV1: Main profile @ L6 Main tier 50Mbps HEVC/H.265: Main/Main10 profile @ L6 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High/High 10 profile @ L6 VP9 (Decoder only): Profile 0 and Profile 2 (12-bit not supported) Performance 4K120fps@500MHz with a dual-core 4K240fps@1GHz or 8K60fps@1GHz with a dual-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
TicoXS, featuring JPEG XS compression, is an advanced IP solution tailored for FPGA and ASIC implementations. It excels in real-time video operations, offering extreme speed and efficiency without compromising image quality. The IP architecture supports a wide array of resolutions from HD to 8K, allowing flexibility in applications across media production to live broadcasts. Designed to preserve image integrity, TicoXS achieves minimal latency and consumes significantly less power, making it ideal for systems where performance and efficiency are paramount. It incorporates numerous image features such as various color spaces and sampling, while supporting high frame rates necessary for seamless playback. With its customizable architecture, TicoXS adapts efficiently to different platforms like Xilinx and Intel devices. TicoXS stands out with its support for both visually lossless and mathematically lossless compression, ensuring a balance between file size and quality. Its highly parallelized design facilitates efficient processing, enabling the handling of multiple streams simultaneously, making it a cornerstone in complex digital workflows.
Supported standards for Decoder ISO/IEC23008-2 HEVC/H.265, ITU-T Rec. H.265 Main/Main10 Profile L5.1 AVC/H.264 BP/CBP/MP/HP/HP10 Profile @ L5.2 AVS2 Main/Main10 Profile @L8.0.60 Main performance 4K(3840x2160) 60fps @ 450MHz Max. resolution: 8192x4096 Features Frame buffer compression (CFrame) Embedded Post-processing (w/Down-scaler) Low delay Low power consumption Latency tolerance Interface AMBA 32-bit APB interface for Host CPU AMBA 128-bit AXI interface for the external memory
Video Codec Standard HEVC: Main/Main Still Picture profile @ L5.1 High tier AVC: Baseline/Constrained Baseline/Main/High profiles @ L5.2 Performance 4K60fps@500MHz Max resolution: 8192 x 4096 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Multi-instances Frame-buffer compression (CFrame) In-loop filter Rotation & Mirroring Bit depth & chroma sample format conversion Lossless coding Background coding MapConverter 3DNR, etc. Interface 32-bit AMBA3 APB bus 128-bit AMBA3 AXI buses Primary AXI interface and an optional secondary AXI interface
Video Codec Standard AV1: Main profile @ L6 High tier HEVC/H.265: Main/Main10 profile @ L6 High tier AVC/H.264: Baseline/Constrained Baseline/Main/High/High 10 profile @ L6 Performance 4K120fps@500MHz with a dual-core 4K240fps@1GHz or 8K60fps@1GHz with a dual-core Max resolution: 8192 x 8192 Min resolution: 256 x 128 Bit depth: 8-/10-bit depth Features Frame buffer compression (FBC) Multi-instances 3rd Party I/F Bit depth and YUV format conversion of the source picture Encoder Features I/P/B picture coding Picture/Block level of rate control ROI coding Background coding Interface AMBA3 32-bit APB I/F for host I/F AMBA3 128-bit AXI for data transfer (Optional AXI can be used to alleviate bandwidth usage.)
High-resolution Image Processing IP Performance 4K60p@400MHz (600MHz for display interface) Features Support various color format : YUV420, YUV422, YUV444, and RGB Up-/Down-scaler x1/8~x8 : selectable scaler algorithm with Bi-cubic and Lanczos Two scalers, connected to DRAM and display/direct I/F respectively, operating at different ratios at the same time (configurable to one scaler option) Color space conversion : YUV2RGB and RGB2YUV, coefficient downloadable Optional features Crop and digital zoom : scaling on cropped region Flip : horizontal and vertical 3rd Party interfaces: such as AFBC v1.2 and PVRIC v4 (support output only) Interface Display Interface : 3 channels for components with vertical/horizontal sync signal (ITU-R BT.601 compatible) Direct Interface (optional feature) : On-the-fly interface based on ready-valid protocol Support CF10 (Chips&Media’s Frame buffer compression) for Chips&Media video codec Support AFBC v1.2 and PVRIC v4 (optional feature) for output of MAPI
Video Codec Standard HEVC: Main/Main Still Picture profile @ L5.1 High tier AVC: Baseline/Constrained Baseline/Main/High profiles @ L5.2 Performance 4K60fps@500MHz Max resolution: 8192 x 4096 Min resolution: 256 x 128 Bit depth: 8-bit Features Multi-instances Frame-buffer compression (CFrame) In-loop filter Rotation & Mirroring Bit depth & chroma sample format conversion Lossless coding Background coding 3DNR, etc. Interface 32-bit AMBA3 APB bus 128-bit AMBA3 AXI buses Primary AXI interface and an optional secondary AXI interface
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!